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Abstract
Piotr Stepien
Placement And Routing For
Recongurable Systems
Applications using recongurable logic have been widely demonstrated to
oer better performance over software-based solutions. However, good
performance rating is often destroyed by poor reconguration latency - time
required to recongure hardware to perform the new task. Recent research
focus on design automation techniques to address reconguration latency
bottleneck.
The contribution to novelty of this thesis is in new placement and routing
techniques resulting in minimising reconguration latency of recongurable
systems. This presents a part of design process concerned with positioning
and connecting design blocks in a logic gate array. The aim of the research
is to optimise the placement and interconnect strategy such that dynamic
changes in system functionality can be achieved with minimum delay.
A review of previous work in the eld is given and the relevant theoretical
framework developed. The dynamic reconguration problem is analysed
for various recongurable technologies. Several algorithms are developed
and evaluated using a representative set of problem domains to assess their
eectiveness.
Results obtained with novel placement and routing techniques
demonstrate conguration data size reduction leading to signicant
reconguration latency improvements.
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Chapter 1
Introduction
In recent years, Field Programmable Gate Arrays (FPGAs) have become one
of the most popular implementation technologies for digital circuits. Initially,
being just a mesh of programmable logic units and interconnections, they
have rapidly evolved to become complex System{on{Chip (SoC) solutions
oering dedicated processing, storage and communication blocks to satisfy
an ever increasing demand for congurable platforms that can be realised
with minimum time to market.
The benets gained from using FPGAs have been demonstrated across
dierent, often computationally heavy application domains:
Various video processing algorithms have been successfully implemented
in FPGAs, (Kulmala et al. (2006); Note et al. (2006); Agostini et al. (2006);
Gorgon et al. (2005); Hormati et al. (2008), Kirischian et al. (2008)) often
outperforming purely software implementations. A video decoder presented
by Mignolet et al. (2003) implemented on recongurable hardware, was four
times faster than its software implementation.
FPGAs have also proven to be an ecient platform for various image
processing algorithms, (Garcia and Navarro (2006); Fahmy et al. (2006);
Fahmy et al. (2005); Canto et al. (2009)) especially for the ever increasing
image resolutions, and the growing popularity of image recognition based
15
systems.
The wireless communications application domain has also beneted from
using FPGAs (Ahmed and Arslan (2006); Berthelot et al. (2006);
Herrero et al. (2006); Esquiagola et al. (2005); Subramanian et al. (2009);
Vogt and Wehn (2008)) to eciently implement a variety of communication
modules.
Examples from Mentens et al. (2006); Michalski and Buell (2006),
Legat et al. (2009), Glas et al. (2008) and Humire et al. (2008) show
that data security and cryptology have successfully used FPGAs in order to
provide data security.
Yamaguchi et al. (2002) present results from using FPGAs
in Recongurable Systems (RS) for a high{speed homologycal search. Their
study found that the hardware approach was 330 times faster than
an equivalent algorithm optimised for software implementation. Other
examples from Arteaga et al. (2008), Koch et al. (2009) and Vogt and
Wehn (2008) show, that FPGAs oer better performance for many algorithms
previously reserved for microcontrollers.
As SRAM-based FPGAs can be programmed to perform dierent
functionalities, they can also support reconguration, where the same
hardware infrastructure can be reused to perform dierent functionality at
dierent times. For this reason SRAM-based FPGA technologies can be
considered as Recongurable Systems.
1.1 The Demand for Recongurable Systems
The demand for recongurable digital hardware is increasing as manufacturers
realise the benets of reconguration, for example:
 Increased functionality without additional hardware.
 Dynamic modication and upgrading of systems with no or minimal
16
system downtime.
 Realisation of adaptive systems.
 Remote hardware upgrade.
Several approaches have been proposed for recongurable systems.
A Seamless Communication Platform presented in Vasilko et al. (2001)
describes a multi{standard communication system with `over the air'
reconguration. Reconguration provides platform adaptability to dierent
communication protocols and data coding requirements. Other examples
of platforms for recongurable designs have been described by Rissa and
Niittylahti (2000), Sedcole et al. (2003) and Marescaux et al. (2003).
Wireless communication is a good example of an application area that
can benet from recongurable functionality. At the present time, a change
in communication protocol or introduction of a new network service often
necessitates a user purchasing an upgraded device that supports
new protocols. With recongurable devices an upgrade can be done in
milliseconds (Rana et al., 2009) that is transparent to the user. Examples
presented by Herrero et al. (2006), Ahmed and Arslan (2006),
Subramanian et al. (2009) and Vogt and Wehn (2008) show that FPGAs can
satisfy performance requirements specied by the wireless communication
domain.
Apart from end{user devices, mobile base station or satellite transmission
systems can also benet from dynamic hardware reconguration. New
network services can be introduced rapidly without expensive modications
to network infrastructure. It is especially important in satellite systems,
where physical modication of existing satellites in space is usually protracted
and costly. With recongurable hardware on board, a satellite can be
reprogrammed from the control centre to provide new protocols and services.
Examples presented by Vladimirova and Wu (2007) and Fiethe et al. (2007)
17
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Figure 1: Example of a multi{context design using a single recongurable
platform.
show that FPGAs can satisfy performance requirements specied by the
satellite communication domain.
Another application area of notable interest is multimedia portable devices.
Problems have emerged in relation to the variety of data coding/decoding
methods and lack of well established standards. Consequently, many devices
are limited in respect of the data protocols they can support. Extending
support for new data protocols requires hardware modications which cannot
be done through software.
The example a smartphone implemented on FPGA-based recongurable
system has been presented on Figure 1.
Single context presented on the Figure 1 refers to a portion of conguration
data required to program FPGA to perform desired functionality. It is an
equivalent of a single application loaded to the smartphone to switch it into
desired functionality (e.g. multimedia player, GPS receiver, etc.).
In many situations reconguration of system functionality on a scale of a
milliseconds (Resano et al., 2008) would not impose a signicant burden
on system usability and further improvement is not justied. However,
in specic application areas, such as, recongurable computing, minimising
reconguration delay is essential to maximise throughput. For example, real
18
time image processing requires a sequence of processing operations applied
in parallel to image blocks. In this type of application optimal throughput is
achieved if the images are stored locally in the processing matrix and local
hardware recongured at each processing step. This overcomes the delay
imposed by conventional hardware or sequential processors in moving large
amounts of data between dierent elements of the functional architecture
e.g. memory swapping. Moreover, minimalisation of data transfers can lead
to signicant reduction in power consumption. An example presented by
Wang et al. (2006) showed that FPGA dynamic power consumption can be
reduced when a modied set of design constrains is used at FPGA placement
and routing.
Smit et al. (2002) identied the potential for dynamically recongurable
mobile communication systems that operate in diering communication
environments. In this type of application, additional functionality is limited
by the requirement to minimise the physical size of the system to ensure
portability and low battery power consumption. By using recongurable
techniques the system functionality can be extended without adversely
aecting these requirements. Similar arguments are presented
by Helmschmidt et al. (2003) in their consideration of the realisation of
the UMTS rake receiver.
Examples from dierent application domains illustrate the benets of
using dynamically recongurable hardware. An FPGA{based implementation
of public{key cryptography algorithm developed by Mazzeo et al. (2003)
beneted from a reduced design area and signicantly increased performance.
Gause et al. (2000) presented two recongurable design approaches for
two{dimensional Shape{Adaptive Discrete Cosine Transform: one static
where conguration does not change during algorithm execution and the
second with dynamic reconguration enabled. They concluded that the
dynamic approach signicantly reduced the required FPGA are utilisation,
however it was noted reconguration latency overhead did not signicantly
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improve. Vissers (2003) describes parallel processing architectures as
a network of ALU{like structures with a corresponding set of instructions and
recognises the opportunity for rapid dynamic reconguration and instruction
multiplexing.
1.2 Limitations of Recongurable Hardware
Although FPGAs oers high performace and exibility, there are a number
of limitations that have prevented them from being widely exploited as
recongurable systems. Rana et al. (2009) addressed reconguration latency
{ time required to switch conguration { as the key issue undermining
performance improvements. As modern FPGAs conguration les size is of
MBytes due to their complexity it adds a signicant reconguration overhead.
This impose reconguration latency and data storage penalty especially in
multi-context designs.
Furthermore, conguration data size becomes an issue especially in battery
operated, mobile devices, where conguration data storage and its transfer to
the FPGA array contribute to the overall power consumption.
The signicance of this issue has been recently exemplied by the rapid
increase in portable systems, such as MP3 players and mobile phones.
1.3 Design Support For Recongurable Systems
Ecient use of recongurable hardware could be impossible without design
tools. They oer fully automated design ow mostly for a single content
solutions, able to satisfy variety of design goals, like: routability, meeting
timing constraints or power consumption requirements. Typically designs for
FPGAs have been described using Hardware Description Language (HDL),
proven to be an ecient way to describe hardware. However such an approach
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is technology dependant.
Multi-context design as presented in Figure 1 can be processed using
currently available design tools as a set of individual contexts. However
such an approach is unable to benet from any conguration overlapping
mainly because each context is processed separately. Lack of feasible tools
for ecient multi-context design has been addressed by Canto et al. (2009).
1.4 Scope and Objectives
This thesis evaluates the problem of placement and routing (P&R)
for recongurable system. The reason to focus on placement and routing
comes from the fact, that FPGA conguration data content depends on P&R
results. Analysis of the current state of design tools for recongurable systems
presented in Sections 1.1 through 1.3 allows a statement of the principal aim
of the thesis which is the development and characterisation of novel placement
and routing strategies for FPGAs that reduce reconguration latency and
minimise reconguration data storage requirements.
The principal objective is to develop a method of minimising conguration
data size by re{using parts of conguration data from previously loaded
contexts. Novel algorithms will be developed and characterised
for representative design applications. The results will be analysed
to establish if generalised design rules can be established.
Partial result of this research inluding author's novel placement
and routing approach has been published in (Stepien and Vasilko, 2006).
1.5 Thesis outline
The current chapter presents an introduction to the eld of research and
identies the principal aim of the research project.
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Chapter 2 provides a critical review of related literature and relevant
background information on recongurable systems. Evaluation of state-of-
the-art hardware, design methodologies, tools and conceptual approaches
have been presented. Several technological approaches to recongurable
systems together with recongurable logic architecture have been examined
together with reconguration methods in order to demonstrate how the
technology{specic features inuence the design considerations during
recongurable system design.
Chapter 3 discusses the methodology used to achieve design goals. It
describes details about development framework, testing environment and
quality measures used to evaluate the novel placement and routing algorithms.
The benchmarking tests used to validate the solutions are also discussed.
Chapter 4 discusses the development of a novel bitstream size reduction
methodology for placement and routing of a single context design and its
optimisation. It describes how a conguration architecture interface can be
incorporated into the placement and routing stage in order to address design
goals. Critical evaluation of experimental results has also been presented in
this chapter.
Chapter 5 discusses the enhancements introduced for a novel simultaneous
multi-context placement and routing methodology. Details of conguration
data sharing and its impact on the quality of delivered placement and routing
results are also discussed there together with their impact on dierent FPGA
technologies.
Chapter 6 presents the conclusions of the study with the directions of
further research.
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Chapter 2
Literature review
This chapter provides critical review of recongurable systems focusing on
FPGAs as a leading technology. To describe the complexity of conguration
bottleneck problem FPGA technologies have been discussed leading to the
critical evaluation of methodologies used to improve reconguration. This
chapter also provides critical evaluation of FPGA Computer Aided Design
(CAD) tools with a focus on reconguration improvement.
2.1 Recongurable System Denition
Recongurable systems combine features previously existing individually in
either software or hardware systems. Consequently, they provide the exibility
of processor{based software systems with performance approaching that of
custom hardware circuits (Shirazi et al., 2000). Typical RS architecture
contains a Recongurable Logic Unit (RLU), Reconguration Controller Unit
(RCU), and Conguration Data Store (CDS). The RCU manages the RLU
reconguration. Typically, the RCU is implemented as a micro{controller
or microprocessor. It operates the task of reconguration control as well as
data transfers to and from RLU. Sometimes, the RCU can be an integral
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part of the RLU. The CDS unit provides memory for conguration data
and application specic data. It can be organised as two separate memory
blocks (one for each type of data) or one single memory block shared between
conguration and application specic data.
2.2 Recongurable Systems Implementation
In the past recongurable system required several components:
microcontroller, FPGA, DSP, storage. With submicron technology currently
available FPGAs from Xilinx, Altera or Actel contain not only the array
of congurable blocks but also dedicated microcontroller, DSP, storage and
high-speed I/O interace (Xilinx, 2009b; Canto et al., 2009; Lewis et al.,
2009; Actel, 2009).
There has been considerable research into possible recongurable
computing architectures. Alternatives range from systems constructed using
standard FPGAs to systems constructed using custom{designed chips. Some
technologies like Xilinx XC6200 (Brebner, 1996; Luk et al., 1996; Brebner,
1997a) were introduced to support research on reconguration. A review
on existing RS architecture approaches by Hauck and DeHon (2008) include
discussion of a range of research and commercial technologies including Garp,
PipeRench, RaPiD, Chimaera together with FPGA{based PAM, VCC,
Splash, Prism and XC6200 architectures.
The variety of hardware solutions arises from the fact, that there is no
single universal architecture that fulls requirements of dierent applications.
SoC has become very application specic in terms of size, available resources
and reconguration technique, in order to avoid penalties in design speed
and eciency.
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Figure 2: Example of island-style congurable logic architecture based on
Betz (1999).
2.3 FPGA Architecture
The popularity of static RAM{based technology pushed forward
the development of recongurable logic. Modern FPGAs oer not only the
equivalent of several millions of logic gates but also dedicated microcontrollers,
DSP modules, storage and high-speed I/O interface able to accommodate
very complex digital designs (Xilinx, 2009b; Canto et al., 2009; Lewis et al.,
2009; Actel, 2009).
A typical example of recongurable logic architecture is presented
in Figure 2. It contains logic blocks (for logic functions) surrounded by
the routing wires to provide connections between logic blocks. Wires are
connected together via congurable switches controlled by individual memory
cells. During the conguration process appropriate switches are set into
on/o position to provide connectivity between logic blocks.
As has been described in Betz et al. (1999) all FPGAs are composed of
three fundamental components: logic blocks, I/O blocks and programmable
routing. A circuit is implemented in an FPGA by programming each of the
logic blocks to hold a portion of a circuit's functionality, and each of the I/O
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blocks to provide connectivity with the PCB. The programmable routing is
congured to provide necessary connections between logic blocks and I/O
blocks.
2.3.1 FPGA Programming Technologies
According to Betz et al. (1999) there are three dierent approaches to
making an FPGA programmable:
 SRAM cells, controlling pass transistors, multiplexers and tri{state
buers.
 Antifuses.
 Floating gate devices.
While antifuse and oating gate devices represent OTP class of devices,
SRAM{based FPGAs became the most popular recongurable technology
used today.
2.3.2 FPGA Logic Block Architecture
The complexity of logic block used in an FPGA is a trade-o between
exibility, performance and has an impact of reconguration latency. While
many dierent logic blocks have been used in FPGAs, most commercial
FPGAs use logic blocks based on a look{up table (LUT) (Xilinx, 2009b;
Canto et al., 2009; Lewis et al., 2009; Actel, 2009). An example
of a LUT{based logic block is presented in Figure 3.
LUT example presented in Figure 3 contains 16 to 1 demultiplexer
controlled by four LUT inputs. Depending on combination of LUT inputs
selected memory cell is connected to the LUT output. Four bit LUT can
perform any four input combinatorial function. Output register R is used
to implement sequential logic functions. LUT inputs resolution has been
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Figure 3: FPGA logic block with 4{input LUT and register.
investigated by various research groups to establish the optimal logic structure.
These studies identied a trade{o between area eciency and the number
of LUT inputs. Eventually, the four input LUT became a standard for
commercial FPGAs, although recently with silicon technology going into
deep{submicron area 6{input LUTs have been used Xilinx (2009b).
In most of the modern FPGAs LUTs are grouped into clusters in order to
host more complex functions inside a single logic block. Often LUTs within
a single logic block are locally interconnected to enable them to host more
complex functions. In Xilinx Virtex-6 4 LUTs form a slice and 2 slices are
grouped into a single Congurable Logic Blocks (CLB) (Xilinx, 2001).
2.3.3 FPGA Routing Architecture
According to (Betz et al., 1999) FPGAs can be classied by routing
architecture into the following groups:
 Island{style.
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Figure 4: Example of island{style routing based FPGA based on Hauck
(2008).
 Row{based.
 Hierarchical.
Island{style routing architecture where a logic block is surrounded by
routing resources, can be found in Xilinx and Lucent devices (Xilinx, 2001;
Xilinx, 2009b), while Actel's devices are row{based (Actel, 2009), and Altera's
devices are based on hierarchical routing architecture (Lewis et al., 2009).
Island{style routing architecture is the most popular approach and is
widely employed in commercial FPGAs and research devices. An example
of an island{style routing architecture based FPGA has been presented in
Figure 4.
As indicated in Figure 4 routing resources are grouped into channels
spanning horizontally and vertically alongside logic block locations. Basic
routing resources of unit length (i.e. they terminate at the next block
location) are used to provide connectivity between logic blocks. Longer
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connections can be built{up using a combination of single length routing
wires, or long wires (spanning more than a single logic block), or a mixture
of both, depending on the distance between logic blocks to be connected.
2.4 Design Automation
The advent of complex congurable devices with more than a million logic
gates, made manual circuit design impractical, if systems were to be realised
within the time constraints imposed by market forces. To support the design
process, numerous design automation tools and methodologies have been
proposed.
2.4.1 Design Techniques for One Time Programmable
Systems
One Time Programmable (OTP) systems refer to the case when
the conguration is loaded at startup and it does not change while the
system is active. Single context programmed FPGA is a good example of
OTP system. The methodology described in this section describes the design
automation associated with this type of architecture. It is included as a basis
for understanding several of the challenges associated with the current study.
Figure 5 presents the typical design ow for non{recongurable system.
During behavioural synthesis an abstract behavioural design model is
translated into one of several possible architectural design models, whilst
attempting to meet the stipulated design constraints. An architectural design
model is often referred to as a `register{transfer level' (RTL) architecture,
because it indicates data transfers between register blocks (Vasilko, 2000a).
Subsequently, a logic synthesis process translates the RTL architecture
description into a gate{level architecture resulting in a gate and
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interconnection netlist. This description is generic and a technology mapping
process is necessary to map the gate{level netlist onto a specic target
technology. The last process is known as the placement and routing (P&R)
stage and involves placement of the target technology cells and their routing.
Collectively the steps outlined above form the Electronic Design
Automation (EDA) process. Many EDA algorithms and methodologies have
been proposed for automatic translation between the various design
abstraction levels. For detailed information on these techniques the reader
is referred to the literature, Gajski et al. (1992); Sherwani (1995); Gerez
(1999) oer comprehensive discussion on these topics.
2.5 Conguration Interface Architecture
Conguration architecture is the underlying physical circuitry that loads
the conguration data onto the chip and stores it at the correct location.
Conguration architectures can range from a simple serial shift chain to
addressable structures that can manipulate conguration information after
it is loaded (Hauck and DeHon, 2008).
The process of FPGA conguration is a two stage process involving
data transfer from external memory to the FPGA and data distribution
to each programmable resource on the chip. The eciency of the method
used to transfer and distribute conguration data determines reconguration
performance.
2.5.1 Serial Conguration Data Distribution
The simplest way to manage conguration memory cells in the FPGA is to
group them into a single shift{register spanning across entire chip. Data are
loaded serially to this register. Once data loading is completed conguration
can be activated. Example of serial conguration interface is presented in
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guration Data Interface.
Figure 6.
Serial conguration approach is quite fast when the entire chip needs to be
recongured. It is also silicon area ecient due to minimal resources having
to be dedicated to control conguration process. However, in situations where
only a part of the conguration needs to be changed, entire chip has to be
recongured due to the constraints of the conguration interface architecture.
The Xilinx XC4000 family is an example of this type and incorporates a single
serial conguration data distribution interface (Xilinx, 1999).
2.5.2 Parallel Conguration Data Distribution
The need for a faster and more direct access to the FPGA conguration
registers was identied by Kean (1988). In response, parallel conguration
data interfaces were implemented by Xilinx in their XC6200 family. With a
memory like distribution architecture, single routing switches became directly
accessible, and the conguration could be changed without the need to
recongure other parts of the device. However, a parallel interface requires
much more robust circuitry and is still too slow in many applications where
a signicant portion of the FPGA needs to be recongured. An example of
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a parallel conguration data interface is presented in the Figure 7.
2.6 Support for Reconguration
2.6.1 Partial Reconguration
During the early development of FPGAs, reconguration was performed at
start{up only. Consequently, the serial conguration data interface was a
very convenient solution due to its simplicity. With further development
of recongurable computing, demand for the capability to recongure parts
of FPGA while other parts continue to operate (dynamic reconguration)
increased. Lysaght and Dunlop (1994) classify an FPGA as dynamically
recongurable if it can be partially recongured while active. To achieve
partial reconguration capability, conguration data has been organised into
clusters each controlling dierent parts of the device. Such an approach,
allows reconguration of a part of a FPGA without interfering with other
previously implemented or operational elements of the design.
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2.6.2 Reconguration Latency
Dierent reconguration mechanisms demonstrate a tradeo between the
conguration throughput and the area overhead required for the
implementation of the reconguration subsystem. The time needed for the
conguration of a design module will vary with the technology. For partially
recongurable technologies, the required conguration time will also vary
with the current contents of the conguration memory in terms of number
of frames which need to be reloaded. A frame in this context denotes the
smallest sub{division of the device that can be independently recongured.
To accelerate the speed of reconguration, a cascade technique involving
the connection of several conguration cells to one congurable resource was
proposed by Brown et al. (1994) and later rened by Trimberger et al.
(1997). These systems provide a conguration memory containing more than
one conguration data store so that multiple{contexts can be preloaded. The
conguration memory for each context is termed a context layer as presented
on Figure 1 in section 1.3. Once the conguration data has been preloaded
into the context layers, the desired conguration can be activated by selecting
the appropriate conguration cells. This process is illustrated in Figure 8.
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The main advantage of this approach is in the speed of reconguration.
In current technologies entire device congurations can be changed within a
few nanoseconds (Vasilko, 2000a). However, fast reconguration is achieved
at the expense of the large silicon area overhead required for the conguration
context memory and its control logic. Power consumption during
reconguration is also dicult to estimate, which is an important requirement
in the design of multi{function portable devices (Trimberger et al., 1997).
Vasilko and Ait-Boudaoud (1996b), investigated an alternate approach
to fast reconguration which exploited integrated optoelectronics on silicon.
Embedded photo{detectors can be used to congure switches and logic block
contents instead of memory cells. Such an approach can benet from faster
reconguration without the overheads associated with the multi{context
approach previously described. However, the ability to integrate high density
optoelectronic detectors on silicon remains a challenge and commercial
realisation of optically recongured FPGAs has not yet materialised.
Another basic approach to resolving the reconguration problem is to
reduce the amount of data required to congure an FPGA. Modern FPGA
architecture oers millions of simple logic blocks to host all sorts of algorithms.
To provide connectivity between these logic blocks routing resources are also
increasing exponentially. This gives the designer freedom and exibility, but
comes at the price of an increasing the amount of conguration data that
needs to be loaded into an FPGA. For example, a typical conguration data
le for the Xilinx XCV1000 which oers the equivalent of one million logic
gates requires about 770kB of conguration data. Whilst the quantity of
data is not high by today's standards the time to load this data serially even
at the highest throughput rates is on the order of milliseconds. This is too
slow for recongurable computing applications where recongurations times
on the order of a few nanoseconds are required to sustain typical programme
execution and data throughput rates.
Several approaches have been proposed to minimise conguration data
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size. Dyer et al. (2002) proposed an architecture in which some of the
routing, particularly of data buses is xed. Thus only a part of the routing
switches can be recongured which signicantly decreases conguration data
size.
An alternate approach utilises a dierent architectural paradigm, where
logic blocks are much more complex structures e.g. PACT XPP Technologies
(2003). This type of architecture decreases the level of exibility oered by
an FPGA although it benets from a faster reconguration time and reduced
conguration data size.
2.7 Dynamic Reconguration Implementation
The technique of partial reconguration subsequently led to the concept
of dynamically recongurable systems. According to Lysaght and Dunlop
(1994), an FPGA is classied as dynamically recongurable if it can be
partially recongured whilst active. With Internal Conguration Access Port
(ICAP) introduced on Xilinx Virtex-II FPGAs fabric can be reprogrammed
by an internal microcontroller (Eto, 2007). This feature pushed forward
research on fault-tolerant and self-reconguring design methodologies
described in details in (Legat et al., 2009; Sterpone et al., 2008; Pilotto et al.,
2008; Hu et al., 2008).
2.8 Design Techniques for Recongurable Systems
The introduction of recongurable systems brought a whole new set
of challenges into design automation. The diculties with the design of
recongurable systems have been highlighted by Hadley and Hutchings (1995).
As modern FPGAs contain a mixture of programmable hardware and
microcontrollers (Hadley and Hutchings, 1995) emerged better support of
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hardware/software design tools.
2.8.1 Hardware/Software Design
Introduction of microcontrollers as a part of FPGA fabric emerged the need
for new tools linking together two dierent design methodologies for hardware
and software.
Resano et al. (2008) have developed a hybrid design-time/runtime
reconguration scheduling heuristic that generates its nal schedule
at runtime but carries out most computations at design-time. They
demonstrated that the PowerPC 405 processor embedded on a FPGA
generates a very small runtime penalty while providing almost as good
schedule as a full runtime approach.
So and Brodersen (2008) explored the design and implementation of
BORPH, an operating system designed for FPGA-based recongurable
computers. Hardware designs execute as normal UNIX processes under
BORPH, having access to standard OS services, such as le system support.
Hardware and software components of user designs may, therefore, run as
communicating processes within BORPH's runtime environment.
Deledda et al. (2008) presented the architecture and associated
development tools of an heterogeneous recongurable SoC focusing on the
chosen communication infrastructure. The SOC integrated units of various
sizes of reconguration granularity. The included SoC approach
demonstrated the scalability for actual and future SoC design.
Huang and Vahid (2008) explored the problem of operating system
controlled dynamic management of the loading of coprocessors into the
FPGAs for best overall performance or energy.
Bauer et al. (2009) addressed the problem of reconguration latency in
recongurable systems. Comparisons with the most-prominent replacement
policies show a speedup of up to 2.26. A parallel hardware implementation of
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their MinDeg algorithm demands only 4,440 gate equivalents, which
corresponds to 64% of the average requirements of one real-world
recongurable accelerator.
2.8.2 Temporal Partitioning Problem
Initially temporal partitioning has been introduced to split complex deigns
between multiple FPGAs. The temporal partitioning for recongurable
systems is dierent from that of multiple FPGA devices (when a design is too
complex to be mapped onto a single FPGA). While both problems address
the partitioning of design computational and storage elements, temporal
partitioning must also consider the temporal relationships between the
individual design partitions to ensure that no dependency violations or
conicts occur during execution (Vasilko, 2000a). Temporal partitioning can
be performed at dierent levels within the design automation process ow.
2.8.3 Temporal Partitioning at the Behavioural Level
Starting from a behavioural design model and set of constraints, the temporal
partitioning is performed directly on the behavioural model. The product
of such a temporal partitioning after the behavioural synthesis is a set of
recongurable system partitions and a conguration controller for the design
(Vasilko, 2000a).
Temporal partitioning at behavioural level makes it possible to explore
tradeos between dierent architectural implementation options. Temporal
partitioning at behavioural level is also referred to as `task scheduling'.
Several automatic techniques addressing temporal partitioning have been
reported and will now be considered in detail.
A list of scheduling based synthesis techniques which support synthesis for
partially recongurable systems was presented in Vasilko and Ait-Boudaoud
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(1996a). The technique assumes a constant reconguration time and a simple
approach is used for the high{level estimation of the available recongurable
device area.
The `online' scheduling technique proposed byWalder and Platzner (2003)
is based upon the concept of allocating tasks to a block{partitioned
recongurable device. Results obtained using this method benet from a
smaller conguration data size and lower reconguration latency.
Dynamic reconguration is also associated with the problem of on{line
resource management. It involves resource allocation to make enough space
for incoming tasks. Gericota et al. (2002) present a novel active replication
mechanism for congurable logic blocks, able to implement on{line
rearrangements without disturbing currently running functions.
ElGindy et al. (2000) also studied the problem of tasks rearrangement on
partially recongurable FPGAs.
2.8.4 Temporal Partitioning at Gate{Level
Once a gate{level design model has been generated, it is not possible to
modify the architecture or execution schedule of a design. Temporal
partitioning at gate{level becomes attractive if the nal gate{level model
cannot t into the target device. One possibility is to `fold' the
implementation of the gate{level model over multiple design congurations
(Vasilko, 2000a).
A solution presented in Shirazi et al. (1998) describes an optimisation
technique based on graph bi{partitioning, capable of optimising the layout
of two congurations. The algorithm maximises the overlap of similar blocks
in two congurations in order to minimise the overhead associated with the
reconguration of the partitions.
A solution proposed by Kielbik et al. (2002) presents a temporal
partitioning algorithm based upon splitting a design into two, area balanced,
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time independent sub{designs. These sub{designs can be mapped onto a
target device with two conguration context layers.
The limitation of this approach is that the architectural implementation
of the system, as captured in the gate{level model, cannot be changed.
Temporal partitioning at gate{level cannot guarantee that
system requirements such as reconguration latency dependencies will be
satised.
2.9 Recongurable System Framework
The problems and dierences raised in Section 2.8 identied the need for new
design frameworks. Brebner (1997b) introduced the Swappable Logic Unit
(SLU) as a new computing paradigm to support dynamic reconguration
and placement in recongurable computer systems. This approach was also
advocated by Luk et al. (1996).
From this diverse array of recongurable hardware platform architectures
emerged the need for an architecture independent framework which could
provide the designer with sucient information about system performance
across dierent platforms (Dyer et al., 2002). Several such frameworks
have been proposed. A Prototyping Framework proposed by Sawitzki et al.
(2001) focuses on design capture, testing and debugging of recongurable
processor cores.
The DYNASTY framework proposed by Vasilko (2000b) focuses on design
visualisation for dynamically recongurable systems. The DYNASTY
approach to the design oers the advantage of being technology independent.
The idea of keeping the design specication separate from a particular
technology enables performance comparison across dierent technologies and
platforms enabling further optimisation. Such a solution enables system
designers a basis for comparison of design performance on dierent
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technologies and provides recongurable hardware developers with improved
feedback to assist renement of the underlying technology.
2.10 Placement Algorithms Background
Placement & routing are the nal steps in the design automation ow as
illustrated previously in Figure 5. During placement and routing the gate{
level model is transformed into nal conguration data. Conguration data
can then be loaded into the device to congure it. Target technology needs
to be dened before placement and routing as these processes are always
technology dependent.
2.10.1 Placement
Placement algorithms determine which logic block within an FPGA should
implement each of the logic blocks required by a circuit. In general each
placement algorithm starts from an initial placement and performs a series
of placement iterations to nd optimal results according to the placement
schedule. Cost function is used to determine the quality of the placement
iteration.
2.10.1.1 Initial Placement
The initial placement procedure determines blocks allocation at the beginning
of the search for a satisfactory placement solution. It can be done either by
random allocation or using deterministic methods to allocate each individual
block to a physical location within the device.
Depending on the placement algorithm used, initial placement can
inuence the quality of the nal placement especially when deterministic
search based algorithms are employed.
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2.10.1.2 Placement Cost Function
A cost function is used by the placement algorithm to determine the quality
of a proposed solution. It represents a trade{o between algorithm speed and
eciency, as the cost function needs to be recalculated after each iteration
of the placement algorithm. A typical placement cost function depends on
either a net bounding box or net wire length as the fastest way to evaluate
the quality of the proposed solution.
2.10.1.3 Next Step and Placement Scheduling
Placement scheduling determines placement algorithm mechanisms used to
deliver an optimum design placement solution. It controls algorithm
performance, solution acceptance criteria, and the next step proposed solution.
The next{step determines the way in which a new proposed placement solution
will be rened in order to deliver a satisfactory placement result.
2.10.2 Placement Algorithms Overview
The common optimisation goals are to place connected logic blocks close
together to minimise the required wiring (wirelength{driven placement), to
place blocks to balance the wiring density across the FPGA (routability{
driven placement), or to maximise circuit speed (timing{driven placement)
(Betz et al., 1999).
Placement algorithms can be divided into two categories:
 Constructive placement { once the location of a block has been
determined it remains xed.
 Iterative placement { all blocks have randomly assigned initial locations
and blocks are moved around or swapped in order to get a new
conguration.
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Most placement algorithms comprise a combination of both approaches:
an initial placement is obtained in a constructive way and attempts are made
to increase the quality of the placement by iterative improvement (Gerez,
1999).
Constructive placement is represented by the min{cut method. The idea
of min{cut placement is to split the circuit into two sub{circuits of more
or less equal size while minimising the number of connections between sub{
circuits. Two sub{circuits obtained in this way will be placed into separate
halves of the FPGA. This type of bi{partitioning is recursively applied to
the sub{circuits until further partitioning yields no further benet against
quantiable criteria. Min{cut placement is based on Fiduccia{Mattheyes
algorithm (Fiduccia and Mattheyses, 1984) and respresents a top{down
method: it starts with whole circuits and ends with small elementary sub{
circuits. The opposite approach to min{cut is clustering which is eectively
a bottom{up approach. Clustering starts with single elementary sub{circuits
and nds one or more sub{circuits that share nets with it. These sub{circuits
are then taken together to form a cluster. The cluster is then placed. The
process is repeated until the cluster contains the entire circuit.
Another example of constructive placement is represented by
Force-directed algorithm (Shahookar and Mazumder, 1991). Starting from an
initial random placement, each logic block is moved to its best location. Best
location for each block is determined as the closest available location to the
centroid of all the other blocks to which this block is connected. If destination
location is occupied, the two blocks are swapped. After moving to the best
location the block is locked and its location is considered unavailable. Single
placement iteration lasts until all the blocks are locked. If the exit condition
has not been met, all the blocks are unlocked and next placement iteration
begins.
Iterative placement is based on iterative improvement strategy which
perturbs a given placement by changing the position of one or more blocks
43
and evaluates the result. If the evaluated cost is lower (i.e. the placement
is improving) then the new placement replaces the old one and the process
continues. Conversely, if the evaluated cost is higher, the modication can
still be accepted under certain circumstances to avoid failed convergence
arising from being stuck in a local minima of the solution space.
The most popular method of iterative placement is Simulated Annealing
(SA). It mimics the annealing process used to gradually cool molten metal to
produce high{quality metal objects where crystal structure is very regular.
An initial placement is created by assigning logic blocks randomly to the
available locations in the FPGA. A large number of moves, or local
improvements, are then made to gradually improve the placement
(Betz et al., 1999). Following each iteration the cost function is recalculated
to determine whether to accept or decline the new placement location.
Mulpuri and Hauck (2001) compared several placement algorithms
demonstrating tradeo between runtime and quality. Results presented by
Mulpuri and Hauck (2001) show that Simulated Annealing dominates other
placement algorithms.
2.11 Routing
Once locations for all logic blocks in the circuit have been chosen, the router
determines which programmable switches should be turned on, to connect
all the logic block inputs and outputs dened in the netlist. An example of
routing is shown in Figure 9.
As FPGA routing resources are xed, the routing problem can actually
be represented as nding shortest path through a routing{resource graph. In
this type of analytical model the graph nodes represent the logic block pins to
be connected. Furthermore, the interconnect switches are represented by the
vertices and wires are represented by edges. Each wire has a cost attached
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block A
block B block C
block D
switch boxswitch
routing channel
Figure 9: FPGA routing example.
to drive router to nd the best way to provide connectivity between selected
points. An example is illustrated in Figure 10 for the trivial case of a six
node representation.
In the example shown in Figure 10 the cheapest path between v1 and v6
goes through v4 and v5. As the main goal of the FPGA router is to route the
design using the shortest possible paths, Dijkstra's algorithm is used (Gerez,
1999; Betz et al., 1999; Hauck and DeHon, 2008). The algorithm determines
the shortest path between a source node and sink node in a routing resource
graph using the cost associated with each routing wire.
In general, there have been two types of search: (i) breadth-rst and (ii)
depth-rst. Breadth-rst search begins at the root node and explores all the
neighboring nodes. Then for each of those nearest nodes, it explores their
unexplored neighbour nodes, and so on, until it nds the goal. Depth-rst
search starts at the root and explores as far as possible along each branch
before backtracking.
FPGA routers can be divided into two groups. Combined global{detailed
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Figure 10: Example of edge{weighted directed graph.
routers determine a complete routing path in a single step. Two{step routing
algorithms perform global routing rst, to determine which logic block pins
and channel routing segments each net will use, and then performs detailed
routing to determine which physical wire a net will be allocated to within
a specied routing channel segment. The task of an FPGA detailed router
is often complicated by limited FPGA routing exibility and a dependency
on decisions made by the global router. For this reason, combined global{
detailed routers oer improved potential to fully optimise the routing
(Betz et al., 1999).
2.11.1 Pathnder Router Algorithm
To address the problem of routing bias, arising from the order in which
the nets are processed, Betz et al. (1999) introduced Pathnder router.
The Pathnder is a negotiation{based router, which allows routing resource
overuse during the initial routing passes, and then re{routes nets until
resource overuse is completely resolved.
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2.11.1.1 Initial Routing
During initial routing each net is routed with unconstrained access to routing
resources to nd the shortest path for each net. Wherever a single routing
resource has been claimed by more than one net, routing resource overuse
occurs. If at the end of this process illegal routing remains, further iterations
are attempted until illegal routing is eliminated.
2.11.2 Congestion Avoidance Schemes
To resolve the routing resource overuse problem, Pathnder uses a congestion
avoidance scheme based on negotiation, where each routing resource has an
overuse cost attached. After a routing iteration overusing, an increased cost
on a particular net necessitates rerouting of that net.
2.11.3 Delay modelling
To ensure design timing constraints are met, FPGA routers need to determine
the delay of each net and ensure all of them are within design timing
constraints.
The most common way to model timing of the net has been based on
the Elmore delay, which denes each net as a resistance and capacitance tree
(RC). The Elmore delay of a source { sink path can be described (Betz et al.,
1999) as:
X
i2source sinkpath
Ri  C(subtreei) + Td;i (2.1)
Where Td;i is the intrinsic delay of a buer, if it is used as routing element
i, Ri represents the resistance of routing element i and C(subtree)i is the total
capacitance of the subtree routed from the routing element i.
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2.12 Placement & Routing Methodologies
The problem of automated placement and routing has been widely addressed
in PCB and later in VLSI design automation. Work in this area has been
reviewed by Gerez (1999); Sherwani (1995). However, P&R for FPGA is
signicantly dierent to that of P&R for PCB or VLSI due to the constraints
imposed by the xed location of blocks and routing resources in circuit board
and full custom technologies.
With PCB or VLSI placement and routing, the focus is on delivering
an optimal solution usually in terms of the smallest PCB or silicon area
respectively. In contrast, the main goal of FPGA P&R is to t the circuit
into the FPGA, and to satisfy design timing requirements. In this context,
once a satisfactory solution has been derived, further optimisation is usually
unnecessary. This fact has resulted in development of heuristic methods
of placement and routing for FPGA rather than adaptation of well proven
algorithms from the PCB and VLSI CAD domains.
To nd an optimal FPGA placement solution, combinatorial optimisation
methods can be applied. This is possible as placement can be represented
as a problem of allocating a nite number of objects to a nite number of
FPGA blocks. A solution presented in Emmert and Bhatia (1999) uses Tabu
search to nd optimal placement. Tabu search is a heuristic approach to solve
optimisation problems that approaches near optimal solutions in a relatively
short time. Results of placement using Tabu search optimisation show up to
a factor of 20 times improvement in placement execution time compared to
the standard Xilinx M1 tool.
Mulpuri and Hauck (2001) researched the problem of runtime and quality
tradeos in placement and routing. Results demonstrated clearly show the
benets of using Simulated Annealing over other existing methods. Also
Betz et al. (1999); Anderson et al. (2000); Abke and Barke (2001)
successfully used Simulated Annealing in their P&R frameworks. Simulated
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Annealing was also used by Ebeling et al. (1995) used as a placement
algorithm for the Triptych FPGA.
In order to support development of P&R algorithms a set of benchmark
circuits have been established to determine the quality of proposed solutions
in P&R. Several benchmarks have been established { the most popular
benchmark reference circuits are those from MCNC (Microelectronics Centre
of North Carolina), which have been widely used for the development and
renement of many P&R algorithms (Anderson et al., 2000; Kannan and
Bhatia, 2001; Kannan et al., 2001; Abke and Barke, 2001; Kannan et al.,
2002).
A very comprehensive solution has been developed by Betz et al. (1999).
Their Versalite Place and Route (VPR) is a place and route tool oering
several execution options. Placement can be wire{length driven or path{
timing driven with dierent parameters of simulated annealing optimisation.
The routing algorithm can be timing{driven or routing{driven with a user
dened number of iterations. Targeted architecture is also user dened
and allows comparison between dierent architectures and dierent P&R
methodologies. VPR has been widely used due to the benets oered by
its exible approach (Anderson et al., 2000; Kannan and Bhatia, 2001;
Kannan et al., 2001; Abke and Barke, 2001; Kannan et al., 2002).
Historically, Placement and Routing (P&R) has been considered as a
single unied process because of the strong interdependency of the goals of
each subprocess (Kannan and Bhatia, 2001). However, through separation
placement can be independently controlled in such a way that the subsequent
routing can be improved compared to a unied approach.
As an example, Fast Generic Routing Demand Estimation for Placed
FPGA Circuits (fGREP) presented in Kannan et al. (2002) speeds up
placement and routing process using routing demand estimation in order
to measure quality of placement. Extensive routing estimation provides
additional information for the placer which results in improved design routing.
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Conversely, Gambit, a proof{of{concept presented in Karro and Cohoon
(2001) suggested a need for simultaneous P&R as a means of providing better
results than sequential routers.
Another solution for improved router performance has been proposed
in McCulloch and Cohoon (2003) and is based on negotiation{based routing.
Each net is given an `initial fund' for biding in `pin{auctions'. A net is
considered to have a complete detailed route if the set of pin{auctions that
it is currently winning comprise a path that would be a legal detailed route
for the net.
2.13 Summary
Methodologies and algorithms developed for placement and routing for FPGA,
even though constantly improving, are still generally optimised for one time
conguration rather then reconguration.
At the present time, multi{context designs are realised by designing each
conguration layer separately using conventional P&R tools. With this
approach any optimisation across conguration layers can only be achieved
manually by the designer. This manual process is time consuming and does
not guarantee improvement.
Typically, each conguration layer is designed separately and existing
P&R methodologies optimise the design only in terms of occupied area or
timing constraints within a single conguration layer.
Existing P&R methodologies do not take into account reconguration
interface architecture and the way in which reconguration is performed.
Evaluation of a variety of dierent reconguration interfaces and dierent
FPGA architectures by the author has conrmed the need for new P&R
methodologies which can place and route designs so that they are optimised
for reconguration.
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Automated placement and routing for recongurable systems can speedup
recongurable systems design. Successful P&R for RS methodologies and
algorithms with a focus on conguration overlapping will benet from smaller
reconguration latency, smaller conguration memory size and decreased
power consumption. These benets will be realised through a reduction in the
quantity of conguration data that needs to be transferred during a change
of operational context. Such new methodologies will provide the required
process continuity in frameworks targeted for recongurable systems. In
the broader application context this will enable the development of portable
devices oering limitless exibility while providing high performance at low
power.
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Chapter 3
Design Goal and Research
Methodology
This chapter provides detailed description of the methodology used to achieve
design scopes and objectives.
3.1 Conguration Data Optimisation Problem
To demonstrate how placement contributes to frames utilisation, a simple
FPGA placement in two variants has been presented in Figure 11. It presents
an example of a dierent implementation of the same design resulting in a
very dierent number of frames required for conguration.
Figure 12 presents an example of recongurable platform supporting
partial reconguration with two designs to be performed on the platform
{ one at a time.
Shared conguration represents the case, where FPGA resources
controlled by the shared frames are congured exactly the same in two
or more designs. In this way it can be assumed, that there is a group of
blocks of the same content and/or nets of the same topology in each of the
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Figure 11: Two design implementations with dierent conguration data
sizes: Scenario A = 12 frames, Scenario B = 4 frames.
designs. Furthermore, it can be assumed, that these shared blocks and/or
nets represent sub{functionality identical in every design.
Bitstream content depends on the placement and routing decisions taken,
therefore to obtain specic frames content, placement and routing needs to be
modied. The question which then arises is how to determine the maximum
similarity of two functionally dierent designs?
Solving the generic problem of reconguration latency optimisation at the
placement and routing stage is dicult for a number of reasons:
 Lack of standardisation in FPGA reconguration procedures.
 Lack of conguration interface architecture models.
 Unavailability of conguration interface architecture and data structure
details.
As described in Section 2.5 each FPGA family uses dierent conguration
interface therefore dierent reconguration techniques apply to each of them.
FPGAs oering partial reconguration come with dierent conguration data
structures, which make it dicult to build a universal conguration model
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shared frames
Context A
Context B
Figure 12: Example of multi{design project using the same platform.
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for placement and routing purposes. Such a model has to be created for the
purpose of this project.
3.2 Design Goal
The goal of this project was to provide solutions to minimise reconguration
latency and storage for a specied FPGA technology given a set of design
contexts. This was achieved by introducing new placement and routing
optimisation techniques. Placement and routing optimisation focused on
re{using parts of conguration data between designs in order to minimise
reconguration latency and conguration data storage overhead. A proposed
solution was required to demonstrate its practicality and needed to be
applicable to dierent recongurable architectures.
As has been demonstrated in the section 2.3, currently used placement
and routing algorithms and methodologies use models, which do not include
conguration interface architecture information. They are therefore unable
to deliver conguration data sets with the content necessary to address the
conguration data sharing problem.
To achieve the design goal, the FPGA architectural model used during
placement and routing has to include conguration interface architecture
information, and be able to deliver conguration data with the desired
content. Any new model therefore, has to be evaluated to investigate its
impact on existing placement and routing optimisation goals such as
performance and complexity as well as optimisation for reconguration.
3.3 Research Methodology
The entire research problem presented in section 3.2 was divided into two
subproblems: (i) automated single-context bitstream size reduction during
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placement and routing and, (ii) automated multi{context bitstream sharing
during placement and routing.
Bitstream size reduction at the placement and routing stage demonstrates
the impact of placement and routing algorithms on conguration data content.
Solving the bitstream size reduction subproblem provided a modied FPGA
P&R technique that enabled development of a multi{context placement and
routing algorithm for dynamic reconguration.
Since an FPGA bitstream results from mapping of a design netlist onto
s specic FPGA technology the unique architectural features of the target
device has to be known in advance.
3.3.1 Development Framework
In many earlier projects in the area of FPGA placement and routing Versalite
Place and Route (VPR) was used (Abke and Barke, 2001); (Kannan et al.,
2001); (Kannan et al., 2002); (McCulloch and Cohoon, 2003); (Barreiros
and Costa, 2003).
Although VPR represents a framework suitable for placement and routing
algorithms evaluation, its placement and routing algorithms do not include
support for conguration interface architecture and bitstream generation as
required in the present study. It proved dicult to build a new FPGA
architecture model which included conguration interface architecture and
bitstream protocol support as (i) FPGA vendors were unwilling to provide the
required interface specication in order to protect their intellectual property
and, (ii) Given that the bitstream is the nal output from the design tools
the need for further modication was not a requirement.
However, a solution to the preceding problem was available from Xilinx
with its JBits (Xilinx, 2009a) product developed to support the recongurable
FPGA research community. JBits is a set of Java classes supporting bit{
level bitstream manipulation on Xilinx Virtex FPGA devices. JBits was
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considered a suitable post{processing optimisation tools for the proposed
study as it oered full exibility to change the bitstream content according
to specic optimisation requirements.
3.3.1.1 Target Architecture
To demonstrate applicability of the new placement and routing methodology
development has been based on the real-world FPGA architecture. The
choice of bitstream manipulation tools required for the development is limited
only to Xilinx JBits (Xilinx, 2009a) as the only available bitstream
manipulation tool. JBits version 2.8 used in this research project supports
Xilinx Virtex technology only. Although Xilinx Virtex FPGA family has
been replaced by more advanced architectures, it is still a good example of
well documented partially recongurable technology.
To simplify the process of evaluating new placement and routing methods
development was targeted to the XCV50 { the smallest device in the Xilinx
Virtex family (Xilinx, 2001). The XCV50 has an 16 x 24 array of CLBs
controlled by 1152 conguration frames, each containing 324 conguration
bits (Xilinx, 2002; Xilinx, 2000; Xilinx, 2001).
The Xilinx Virtex FPGA is an example of an island{style FPGA. A
single Virtex Combinatorial Logic Block (CLB) cell contains two slices { each
containing a four bit LUT and routing switch matrix. Figure 13 illustrates
a Xilinx Virtex programmable cell.
Conguration of a single Xilinx Virtex CLB cell is controlled by 864 bits
(Xilinx, 2002; Xilinx, 2000). Half of these bits are used to congure the
routing switch matrix itself, whilst the other half control LUT conguration,
CLB input and the output switch matrix.
From the conguration architecture point of view the same cell can be
represeted as an array of registers, each controlling conguration of a part of
the programmable cell, as presented in Figure 14.
57
CLB
SLICE0
CLB
SLICE1
CLB output switch matrix
CLB input switch matrix
Routing switch matrix
CLB configuration area
single length routing wireslong routing wires
Figure 13: Example of Xilinx Virtex single programmable cell.
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configuration register
configuration frame
Figure 14: Example of Xilinx Virtex conguration architecture controlling a
single programmable cell.
59
CLB configuration
IO pad configuration
routing configuration
IOB configuration columnCLB configuration column
bitstream loading
Figure 15: Example of Xilinx Virtex FPGA conguration columns of frames
architecture.
Access to a single conguration register requires complex conguration
interface circuitry, therefore single conguration registers are grouped into
clusters called conguration frames. A single conguration frame is the
smallest amount of conguration data loaded into an FPGA at a time. In the
Xilinx Virtex FPGA, the smallest conguration data block is represended by
a conguration frame spanning through an entire CLB column. An example
of the distribution of the conguration data in a Xilinx Virtex FPGA is given
in Figure 15.
To congure a single FPGA programmable cell, all the frames covering
the particular cell need to be loaded into the FPGA. A detailed register
mapping depends on the cell conguration which describes the logic/routing
resources that need to be congured. Therefore the content of an FPGA
conguration data, bitstream, is dependent on placement and routing results
and can vary.
To illustrate the complexity of the single CLB column conguration
process for a Xilinx Virtex FPGAs, summary of conguration data for the
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Table 1: Xilinx Virtex FPGA conguration data size summary.
Device name CLB Array size Frame size column size
XCV50 16 x 24 324 15,552
XCV1000 64 x 96 1,188 57,024
XCV3200E 104 x 156 1,908 91,584
Xilinx Virtex FPGA family is presented in Table 1.
As demonstrated in Table 1 an increase of CLB columns requires more
data to be transferred during the conguration process even if the design
complexity remains unchanged. Thus, if placement is not optimised to a
single column there can be a signicant increase in storage size and
conguration latency.
To congure the entire FPGA all frames need to be loaded. Design
reconguration can be performed by either re{loading the entire bitstream
or by re{loading only those frames which contain data dierent from that of
a previous design (using partial reconguration).
It is the partial conguration which oers the opportunity to reduce the
size of conguration data, even more so if the design can be placed and routed
so that it uses minimal number of frames.
Figure 16 demonstrates how placement and routing determine
conguration bitstream content. From the conguration architecture point
of view, an FPGA can be considered as a two{dimensional array of CLB
locations as described in Figure 16.
Following the approach of Figure 16 each individually implemented design
can be described as a two{dimensional array of free/taken CLB locations as
shown in Figure 17.
A CLB cell is considered as free when any of the resources controlled by
conguration registers within this cell are not part of an implemented design.
Any CLB cell which does not full this requirement is considered as taken.
Each CLB contains four look{up tables (LUTs) organised into two slices.
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CLB configuration
IO pad configuration
routing configuration
Figure 16: Example of an FPGA CLB array seen from the conguration data
architecture point of view.
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Figure 17: Example of implemented design considered as taken/free CLB
cells.
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Each CLB column is controlled by 48 conguration frames. Each
conguration frame controls part of top and bottom IO blocks and part
of each CLB within the column. Left and right IO blocks are controlled by
a dedicated set of conguration frames similar to distributed RAM blocks.
Full details of Xilinx Virtex XCV50 can be found in the data sheet (Xilinx,
2001).
3.3.1.2 Bitstream Comparison Tool
To determine the frames utilisation characteristic of each XCV50 bitstream,
a Bitstream Comparison Tool (BCT) was developed in C using Kdevelop
(KDevelop, n.d.) running under Mandrake Linux OS on dual Xeon
2GHz/512kB 1GB RAM Dell PC. BCT takes two bitstreams, scans through
their content and and performs frame to frame comparison. BTC delivers set
of statistics showing percentage of similar frames and distribution of frames
dierences categorised into dierence groups, each covering a range of ten
bits dierence. See Appendix for main.c
3.3.1.3 Java Place and Route
Using the Xilinx Virtex FPGA architecture together with the JBits tools a
new placement and routing framework was developed with JBuilder compiler
running on dual Xeon 2GHz/512kB 1GB RAM Dell PC with Debian Linux
operating system. The developed process takes a Xilinx Virtex bitstream as
a design source and extracts the netlist to perform placement and routing
according to the designer specied rules. Placement and routing results are
saved as a new output bitstream. In this way the original and modied
bitstreams can be compared to measure the size reduction ratio. The detailed
framework architecture is presented in Figure 18.
After loading a bitstream JBits routines are used to scan through all the
routing resources to identify the nets. Any net terminal is identied as a
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Load input bitstream
Extract netlist from bitstream
Analyse netlist
Simulated Annealing placement
Perform frames−optimised
Perform frames−optimised
Pathfinder−based routing
Generate output bitstream
Figure 18: Java Placement and Routing framework data ow.
block.
As JBits does not provide any placement and routing routines, these have
been implemented based on VPR (Betz et al., 1999) as a reference algorithms
before implementing frames optimised placement and routing.
3.4 Simulated Annealing Placement
As described in the section 2.10.2 simulated annealing has been successfully
adapted to FPGA placement. Simulated annealing placement has been
described by the pseudo{code of Figure 19.
3.4.1 Initial Placement
Initial placement determines allocation of blocks on the FPGA layout at
the beginning of simulated annealing placement. According to the approach
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Figure 19: Pseudo{code of a simulated annealing placer from
(Betz et al., 1999).
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used, initial placement can be based on a random block allocation or based
on a deterministic method of assigning block locations according to the set
of rules applied. It can also be based on the existing placement if simulated
annealing placement is applied to existing placement results. The best results
have been achieved with random block allocation (Betz et al., 1999).
3.4.2 Placement Cost Function
A cost function is used to evaluate the quality of logic block placement. A
typical simulated annealing placement cost function is based on the concept
of a net bounding box. The placement cost function proposed by Betz et al.
(1999) represents a combination of bounding box and routing channel capacity
to determine quality of placement:
Cost =
NnetsX
i=1
q(i)
"
bbx(i)
Cav;x(i)
 +
bby(i)
Cav;y(i)

#
(3.1)
Where bbx and bby denote horizontal and vertical spans of net's bounding
box, Cav;x(i) and Cav;y(i) are the average channel routing capacities. For the
standard bounding box  = 0.
The new placement iteration is done by swapping two randomly selected
blocks. Freedom of movement depends on the current annealing temperature
and is determined by the following equation:
Rnewlimit = R
old
limit  (1  0:44 + ) (3.2)
Where  represents the fraction of moves accepted, and
1  Rlimit  maxFPGAdimensions.
Following (Betz et al., 1999) the number of placement iterations within
the same annealing temperature is dened by:
MovesPerTemperature = InnerNum  (Nblocks)4=3 (3.3)
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Where the value of InnerNum has been set to 10 (Betz et al., 1999).
Once the number of moves within temperature reaches
MovesPerTemperature the temperature changes according to the following
formula:
Tnew =   Told (3.4)
Where the value of  is a function of  and depends on the fraction of
accepted moves at Told. Betz et al. (1999) determined values of  following
series of experiments. Results has been presented in Table 2.
Table 2: Temperature update schedule.
 
 > 0:96 0.5
0:8 <   0:96 0.9
0:15 <   0:8 0.95
  0:15 0.8
The annealing process terminates when:
T <   Cost
Nnets
(3.5)
Where the value of  is set to 0.0005 based on (Betz et al., 1999).
3.5 Pathnder Routing
As described in the previous chapter the Pathnder router has been
successfully adopted to FPGA routing. The Pathnder routing algorithm
can be described by the pseudo{code presented in Figure 20.
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Figure 20: Pseudo{code of the Pathnder routing algorithm.
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3.5.1 Routability{driven Routing Cost
When the routability{driven routing algorithm is used, the cost of using
routing resource n when it is reached by routing resource m has been
calculated according to the following formula:
Cost(n) = b(n)  h(n)  p(n) +BendCost(n;m) (3.6)
Where b(n) is a base cost, h(n) is a historical congestion and p(n)
represents present congestion and BendCost(n;m) penalises bends when
global routing is performed.
Congestion is calculated according to the following equations:
p(n) = 1 +max(0; [occupancy(n) + 1  capacity(n)]  pfac) (3.7)
h(n)i = 1; i = 1 (3.8)
h(n)i = h(n)i 1 +max(0; [occupancy(n)  capacity(n)]  hfac); i > 1 (3.9)
Where occupancy(n) is a number of nets claiming to use routing resource
n and capacity(n) represents maximum number of nets that can legally use
resource n. The values of hfac and pfac dene routing schedule and according
to Betz et al. (1999) the best router performance has been achieved for
0:2 < hfac < 1 and pfac = 0:5 during the rst routing iteration, and then 1.5
to 2 times its previous value in each subsequent iteration.
Routing resource base cost values used by Betz et al. (1999) are presented
in Table 3.
3.5.2 Timing{driven Routing Cost
When the timing{driven routing algorithm is used, the cost of using routing
resource n when is reached by routing resource m has been calculated
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Routing resource type b(n)
wire segment 1
logic block output pin 1
logic block input pin 0.95
net source 1
net sink 0
Table 3: Base costs of dierent types of routing resource.
according to the following formula:
Cost(n) = Crit(i; j)delayElmore(n; topology)+[1 Crit(i; j)]b(n)h(n)p(n)
(3.10)
Where Crit(i; j) has been dened as:
Crit(i; j) = max
 
[MaxCrit  slack(i; j)
Dmax
]; 0
!
(3.11)
and delayElmore(n; topology) has been dened as:
delayElmore(n; topology) = Td;intrinsic(switch) +R(n)  Ctotal(n) (3.12)
Where Td;intrinsic(switch) represents the delay of a routing switch and
R(n)  Ctotal(n) represents the delay of a routing segment (wire) based on its
physical electrical parameters.
According to (Betz et al., 1999) the best algorithm performance has been
achieved for  equal to 1 and MaxCrit equal to 0.99.
The routing algorithm described above, although very successful at solving
the FPGA routing problem is unable to deliver particular conguration data
content. This is due to the fact that switch conguration bits location are
not taken into account when searching for the route between the net's source
and the sink, as illustrated in Figure 21.
Reference Simulated Annealing placement starts with random blocks
allocation and then performs series of block swaps to nd optimal solution.
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source
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Figure 21: Routing implementation and its impact on conguration data
content.
After each iteration the cost is calculated based on each net bounding box.
Depending on the cost function change and acceptance probability, the current
placement can accepted or rejected. Number of moves per temperature has
been based on the equation used by Betz et al. (1999). As the temperature
cools down blocks freedom movement changes from FPGA boundary at the
beginning upto just a neighbouring location at the end of the annealing
process. Annealing is completed when temperature reaches exit temperature.
With a typical simulated annealing placement algorithm the candidate
for relocation is randomly selected. Then its destination location is selected
within the area determined by the `movement freedom factor' { a function of
the annealing temperature. At the beginning of the annealing process, this
freedom factor allows relocation within the entire FPGA area, and gradually
shrinks to allow moves only to neighbouring locations at the end of the
annealing process.
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In order to nd optimal placement each combination of placement
algorithm evaluated the cost function to determine the quality of proposed
placement.
Bounding box base cost function used initially in JPR has been based on
VPR's bounding box based cost function (Betz et al., 1999) and has been
presented below:
Cost =
NnetsX
i=1
[bbx(i) + bby(i)] (3.13)
where bbx and bby denote horizontal and vertical spans of net's bounding
box. The cost function from Equation 3.13 when applied to the example from
Figure 11, will give the same bounding box, therefore it cannot be directly
applied for shape{oriented placement.
3.5.3 Benchmarks Suite
To determine the quality of proposed placement and routing approaches
representative test circuits were collected. As a consequence of the selected
technology, benchmarks had to be compatible with the Xilinx Virtex XCV50
bitstream structure and cover dierent sizes. Size selection was based on
the number of CLB slices used by the circuit. Benchmark design sizes were
divided into ten size categories (1% to 10%, 11% to 20% and so on upto
91% to 99%). Each size category was represented by at least ve circuits to
cover dierent block/routing ratios and dierent I/O pins requirements. A
set of real{world FPGA benchmarks was developed using Verilog and VHDL
sources available from ITC99 benchmark suite and free IP cores available at
www.opencores.com. The LeonardoSpectrum compiler (Mentor Graphics)
was deployed to compile circuit sources to Xilinx Virtex XCV50 netlists.
Bitstreams were generated for each netlist using Xilinx ISE, executing on
a dual Intel Xeon 2GHz/512k Dell PC under MS Windows 2000 SP4. In
both packages default settings were used (e.g. commercial temperature).
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coreAcoreA
Figure 22: Example of serial cores implementation: coreA chain x2.
Each circuit was assigned to the appropriate size category according to the
number of CLB slices used. As the aim was to have at least ve circuits
in each of the size category, a group of custom circuits were created using
multiple instances of smaller circuits to ll up certain size categories. Base
circuits with a similar number of inputs and outputs were connected as in
a serial mode, where output of the rst core is feeding input of the second
core, while others were connected in parallel mode, where single cores are
only sharing ENABLE and RESET signals, where appropriate. An example
of the topology utilised is presented in Figure 22 and 23.
The list of benchmark prototypes used based on those described by
Corno et al. (2000) are presented in Table 4.
The list of benchmark prototypes used from http://www.asics.ws (2005)
is presented in Table 5.
The list of benchmark prototypes used from Opencores (2005) is presented
in Table 6.
The list of benchmark prototypes from HLSynth95 is presented in Table 7.
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coreAcoreA
Figure 23: Example of parallel cores implementation: coreA coreA.
Table 4: FPGA Benchmark Prototypes from ITC99 Benchmark Suite.
Name Size [%] Description
b01 1 FSM comparing serial ows
b02 1 FSM that recognises BCD numbers
b06 1 Interrupt handler
b03 2 Resource arbiter
b09 2 Serial to serial converter
b08 3 Find inclusions in a sequence of numbers
b10 4 Voting System
b07 6 Count points on a straight line
b13 6 Interface to meteo sensors
b11 8 Scramble string with variable cipher
b04 11 Compute min and max
b05 15 Elaborate the content of a memory
b12 30 1 Player Game (guess a sequence)
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Table 5: FPGA Benchmark Prototypes from www.asics.com
Name Size [%] Description
wbif 68 1 Motorola DragonBall/68K Wishbone
sasc 2 Simple Asynchronous Serial Controller
ss pcm 6 Single Slot PCM Controller
usb phy 10 USB 1.1 PHY
i2c 15 I2C Master Controller
ata 30 ATA/ATAPI Controller
Table 6: FPGA Benchmark Prototypes from www.opencores.com
Name Size [%] Description
cf ldpc 9 Low Density Parity Check
cf fp mul c 3 4 10 Floating Point Multiplier
cf interleaver 6 8 13 Memory Interleaver
cf r 3 8 8 23 FIR Filter
cf fp mul c 5 10 34 Floating Point Multiplier
cf fp mul p 5 10 43 Floating Point Multiplier
cf r 7 16 8 86 FIR Filter
cf interleaver 6 64 86 Memory Interleaver
Table 7: FPGA Benchmark Prototypes from HLSynth95.
Name Size [%] Description
barcode 8 Barcode Reader
fmu 91 Multiplier
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As a part of the developed benchmark suite, an empty bitstream for a
blank design has been created using `-bitgen' option in the FPGA
Floorplanner (part of Xilinx ISE 5.1). Such an empty bitstream represents
the FPGA registers state after power{up, with default SRAM conguration
memory content.
3.5.4 Bitstream Size Reduction at P&R
Once the JPR framework had been developed and the set of suitable
benchmark designs established evaluation of bitstream size reduction during
placement and routing became possible. As both placement and routing
contribute to the bitstream content, and routing also depends on the results of
placement the entire problem needed to be split into two separate subproblems:
(i) bitstream size reduction during placement and, (ii) bitstream size reduction
during routing. Each is described in detail in the following sections.
3.5.4.1 Bitstream Size Reduction During Placement Approach
Before the evaluation of any developed algorithms was possible it was
necessary to dene the measurement criteria that would be used to assess
their performance.
With the selected technology and framework established it was apparent
that column{based (frames-optimised) placement was the best choice, due to
the fact, that conguration frames in Xilinx Virtex FPGA span horizontally
through entire CLB columns. To calculate the minimum number of columns
required to place the design, equation 3.14 was used.
Columnsmin =
NCLB slices
CLBcolumn capacity
(3.14)
Where NCLB slices represents number of CLB slices involved in the design
and CLBcolumn capacity is the capacity of a single column of CLB slices in the
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FPGA. For the selected Xilinx Virtex XCV50 the value of CLBcolumn capacity
is 16.
To achieve column{based placement several modications to the simulated
annealing placement algorithm were evaluated, rst using a simplied FPGA
model, and then tested on JPR with the selected benchmark designs.
Modications included dierent initial placement rules, selection of placement
cost functions and next step rules. Initial evaluation allowed maximum
algorithm freedom by focusing on optimising the number of CLB columns
used. Thus, IO pins were set to oating to allow the placement algorithm
to place them in any appropriate location. For each algorithm variation the
number of conguration columns was determined by calculation to justify
the quality of the approach tested.
3.5.4.2 Bitstream Size Reduction and Routing Problem
Once successful placement had been achieved each design was routed using
the standard Pathnder{based routing algorithm incorporated to JPR from
VPR. The main task for the router was to validate placement results by
providing successful routing. As a result of successful routing an output
bitstream was then generated. Using a net tracing facility available in Xilinx
JBits, a search for the longest path was performed on the set of input and
output bitstreams to compare timing performance. The achieved bitstream
size reduction ratio was then dened by equation 3.15.
SizeReductionRatio =
NSTD
NFO
(3.15)
where NFO and NSTD represent the number of frames obtained using
Frames Optimised Placement and Routing (FO) and using standard simulated
annealing Placement and Routing (STD), respectively. In both cases, the
number of frames used was established with BTC by comparing the relevant
bitstream against an empty bitstream representing an empty design reference.
77
A simple timing model for the FPGA architecture was used in the
experiments, which represents the delay of each net as the number of
conguration switches used by the net. This simplication was considered
reasonable as the delay introduced by a routing wire is signicantly smaller
when compared to a routing switch delay. Based on this assumption the
following equation has been used to calculate the Critical Path Change:
CriticalPathChange = (
TFO
TSTD
  1)  100%; (3.16)
where TFO and TSTD represent the number of routing switches on the
critical path after FO P&R and VPR P&R respectively.
3.5.4.3 Placement and Routing Algorithms Critical Evaluation
Results obtained from the previous stage, subsequently led to determination
of further size reduction{oriented placement and routing algorithm
improvement. It was evident that the development should proceed along
two main directions: (i) improving performance by minimising the number
of placement iterations and, (ii) improving routing by reducing the longest
path whilst keeping the design routable.
Further algorithm improvements were evaluated using the same JPR
framework and using BCT to determine the quality of size reduction ratio
achieved.
3.5.4.4 Problem of IO Pins Allocation
To determine the aect of IO pin allocation on the bitstream size reduction
ratio a set of benchmarks were evaluated using JPR with xed and oating
IO pins.
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3.5.4.5 Scalability and Feasibility for Other Technologies
Once the developed placement and routing solution had been successfully
validated with Xilinx Virtex technology, the scalability of the solution and its
feasibility across dierent FPGA technologies was considered. This included
possible changes to conguration interface architecture in order to further
improve bitstream size reduction, during placement and routing.
3.5.5 The Context Similarity Optimisation Problem
The vast majority of currently available EDA tools and methodologies focus
on a single context optimisation, therefore they are unable to benet from
multi-context similarities.
To resolve this problem, placement and routing for recongurable systems
should process multiple contexts together. One such approach employs a
master/slave arrangement also termed semi{parallel P&R. In master/slave
approach, the master context has to be selected and placed and routed rst.
Any other context will have to be placed and routed in such a way, that they
share a subset of the bitstream of the master context.
The decision as to which context should be the master is crucial to the
overall bitstream sharing ratio, so the decision criteria have to be carefully
specied. Furthermore, the placement and routing cost function has to
be based on bitstream comparison in order to determine the quality of
the solution. Consequently, a single placement iteration will include fully{
detailed routing information and bitstream generation. However, as typically
thousands of iterations are performed during placement, such a method is
unacceptable due to the massive compilation time overhead.
An alternative proposed solution is to perform placement and routing on
multiple contexts at the same time, and measure similarities during P&R
iterations as a part of an overall cost function. To obtain the exact similarity
gure based on bitstream comparison after each placement iteration all
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Figure 24: Placement of the design using shared and non{shared area
approach.
contexts would have to be routed. This would make the approach unsuitable
due to problem complexity.
Alternatively, the placer can utilise additional infomation about block
similarity and divide an FPGA array into shared and non{shared area. The
shared area will host only the blocks shared between contexts, whilst all the
remaining blocks will be placed in the non{shared area. Within the shared
area it is important to place the same blocks in each design in exactly the
same location in each implementation so the entire column conguration can
remain the same. An example of such an approach is presented in Figure 24
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3.6 Designs Similarity Problem
As multi-context design can be implemented in such a way that contexts
share a portion of common conguration, a key idea is to split each context
into shared and non{shared parts. The place and route implementation can
then benet from design similarities.
Standard single{context placement and routing algorithms operate a list
of blocks and nets, treating all the blocks the same way. In order to obtain
partially shared bitstreams P&R algorithms need extra information to
distinguish between shared and unshared sections of the circuitry. This
requires that earlier steps in the design ow need additional processing steps
to obtain an overall optimisation that results in maximally shared logic and
routing infrastructure.
3.6.1 Multi-Context Placement and Routing Approach
A solution to the problem of multi{context placement and routing was
developed based on the lessons learned during the bitstream size reduction
study.
Initially the entire problem was reduced to the placement and routing of
two unrelated design contexts oriented purely on conguration data sharing.
To indicate the problem and the need for improvement, benchmark bitstreams
were grouped into pairs and compared. As expected the level of similarity
was very low on the order of a few percent.
3.6.2 Multi-context Benchmarks
To test the feasibility of the developed solution for bitstream size reduction a
selection of circuits were collected. The selection criteria for these circuits was
not constrained and real{world circuits, covering a spectrum of dierent CLB
sizes, representing dierent functionalities, and dierent similarity ratios were
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used. They were compiled as XCV50 bitstreams using the author's JPR tool.
Selected circuits were coupled into pairs to simulate run{time
reconguration from one circuit to another. As run{time reconguration
can be applied to any two circuits design similarity and size were selected as
the primary focus to get pairs covering the most common cases.
Using the JPR bitstream extraction feature, netlists from each bitstream
pair were compared against each other to nd and identify CLB blocks with
the same conguration. Designs similarity was the key criteria for placement
and routing quality measurement. It was assumed that shared CLB blocks
would share conguration data.
3.6.3 Methodology
A set of experiments were performed to evaluate the feasibility of simultaneous
multi{context placement and routing. The number of frames in the bitstream
delivered by JPR have been compared with an empty bitstream (conguration
data for blank design) provided by JBits in order to establish the number of
frames required to implement the design.
To determine the quality of delivered frames improvement ratio the
following equation has been used:
F =

FSSMC   FSSA
FTOTAL

 100%; (3.17)
where F represents Frames Improvement Ratio, FSSA and FSSMC
represent the number of shared frames between two designs using Single{
Context Placement and Routing (SC) and Simultaneous Multi{Context
Placement and Routing (SMC) respectively, and FTOTAL the total number
of frames.
An important parameter quantifying any placement and routing approach
is critical path delay, which represents the longest path between two logic
blocks on the FPGA. Critical path determines maximum frequency of a
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design. As precise timing requirements were not available for each benchmark
circuit, the impact of FO P&R on timing was established by comparing
critical path delays of the circuit placed and routed using both FO P&R and
VPR P&R.
The simplest way to compare two nets is to count the number of routing
switches involved. This is possible as the delay introduced by a routing
wire is signicantly smaller than that of a routing switch delay and can
therefore be ignored. The critical path delay was then represented as the
number of routing switches required to connect a critical path net. Under
this assumption the Critical Path Change was determined using equation
3.18.
CP =

TSMC
TSC   1

 100% (3.18)
where CP represents Critical Path Change, and TSMC and TSC represent
the number of routing switches on the critical path using SA and SMC
respectively.
3.6.3.1 Multi-context Placement Approach
The problem of multi-context placement refers not only to the placement
algorithm itself, but also to the way designs are dealt with, whether they
are processed separately in master/slave mode, or simultaneously. In the
master/slave approach bitstream size reduction can be utilised during
placement and routing for a single design, although nal results depend
signicantly on which design is selected as master. When simultaneous
placement is used, such a decision is not required, therefore simultaneous
placement was selected for ease of evaluation.
A placement algorithm was developed based on Simulated Annealing
with enhancements added during bitstream size reduction development. A
selection of dierent initial placements, cost functions and next steps were
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tested to achieve an initial multi-context placement algorithm.
3.7 Multi-context Placement Algorithm Evaluation
The placement algorithm required information about cross{design block
similarities in order to deliver sharing{optimised placement. If only a netlist
is provided, then it is down to the placer to cross{compare designs netlists
to distinguish between shared and non{shared blocks.
The number of shared blocks is required to calculate the minimum area
to host shared blocks. This decision depends on the conguration interface
architecture, as the shared area requires a minimum number of conguration
frames. When a column{based conguration interface is used such as that
of the Xilinx Virtex technology the placer needs to calculate the minimum
number of columns to host shared blocks. In similarity with row{based
conguration interface architectures the minimum number of rows had to
be determined.
Once the FPGA was divided into two dierent areas the simulated
annealing placement algorithm was applied. In the more general case of
multiple designs (n > 2) further modications are likely to be required to
ensure optimal results.
3.7.1 Multi-context Initial Placement
With the FPGA divided into two dierent areas completely random initial
placement was inappropriate. However, it can be still used as a two phase
process: random placement of shared blocks within a shared area, and random
placement of non{shared blocks in the non{shared area. If random placement
is applied to the shared area, it can be done only once for an entire project
and replicated for every design, to keep the shared area layout exactly the
same. Otherwise this area will not be able to share conguration data, as
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only an entire column of the same blocks can share conguration { for a
column{based conguration architecture FPGA technology.
3.7.2 Multi-context Next Step Criteria
Modications proposed by the placer should be oriented on bringing
improvements to timing and should not interfere with shared and non{shared
area division. Simulated annealing was again found to be the most suitable
algorithm for placement. Again random selection of the location of the
master block was found to be unacceptable due to the placement restrictions
imposed by the technology.
As the placement area had been divided into two dierent sub{areas,
dierent modication rules were applied to each one. Blocks located in
a shared area could still be swapped or moved, but they had to full the
following requirements:
 any placement modication had to be applied to all designs,
 blocks from shared area could only be swapped with the blocks from a
non{shared area only if they both had got exactly the same content.
Blocks located in the non{shared area were relocatable within an entire
non{shared are. However, by using bitstream size reduction placement
methods the number of frames required to implement a non{shared part
of the design was minimised.
3.7.2.1 Multi-context Routing Approach
To validate the placement results obtained from the developed tool, the
standard Pathnder{based router was used to route each design. Both input
and output bitstreams were then compared for each approach to nd the
level of similarity and quantify the longest path delay.
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3.8 Multi-context Routing Algorithm Evaluation
As presented in the previous chapter, the aim of routing is to nd a path
through FPGA routing resources, to provide connectivity for every design
net. The location of a net's terminals is specied by the placement procedure.
Subsequently, the router has to prove, that every design can be successfully
routed with the specic placement given. Therefore routing can be performed
either by routing each design separately, or by routing multiple designs
simultaneously.
3.8.1 Multi-context Routing Algorithm Criteria
From the router's point of view nets can be divided into three categories
depending on their terminal allocation. Figure 24 illustrates typical placement
for dierent net examples. Nets belonging entirely to the non{shared area
can be routed using a router used for a single design routing such as a frame{
optimised Pathnder router.
Nets which belong entirely to a shared area and cross{area nets can
potentially improve frame sharing if routed in such a way, that they overlap
each other as shown in the example of Figure 24.
3.8.2 Multi-context Routing Cost Function
Similar to the routing algorithm described in the previous chapter, the cost
function used while traversing the routing resource tree should include the
cost of switches used, try to utilise any frames already allocated and avoid
using empty frames. To test the performance of the developed placement and
routing methodology, a framework based on JBits was created as described
in the following section.
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3.8.3 Framework Description
To demonstrate the feasibility of bitstream sharing at the placement and
routing level, Simulatenous Multi{Context Java Placement and Routing tool
(SMC JPR) was developed. This was based on an earlier system produced
by the author and discussed in detail in Stepien and Vasilko (2006). SMC
JPR performs simultaneous placement and routing on two designs, based
on design information extracted from a Xilinx Virtex bitstream using JBits.
The SMC JPR design ow is presented on Figure 25.
Placement and routing algorithm have been incorporated from the VPR
placement and routing tool developed by (Betz et al., 1999). Of the
algorithms available in VPR, the Simulated Annealing placement algorithm
and Pathnder maze{router were selected as the best algorithms used for
investigating novel placement and routing strategies for the present study.
The developed Multi{Design Java Place and Route software takes two
bitstreams as a design entry and performs a series of comparisons to extract
design similarities. Based on these results, the placement space is divided into
two areas: one for shared design blocks and the other for all the remaining
designs blocks. During initial placement similar blocks were placed in exactly
the same location in both designs. The reason for this was that by having an
entire column of the same blocks in both designs, the probability that frames
of the column with shared blocks would be similar was maximised. Block
swaps or moves within a shared area were allowed only if it did not inuence
the content of shared columns.
The router was also modied to avoid using empty frames but to use any
area which had already been used by the placer.
3.8.3.1 Placement & Routing Algorithms Critical Evaluation
Results obtained in the previous stage resulted in identication of further
potential placement and routing algorithm improvement, such as: increased
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Figure 25: Simultaneous Multi{Design Placement and Routing { Design
Flow.
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performance by minimising the number of placement iterations; an improving
level of similarity utilisation by the algorithm; and optimal routing by
minimising longest path length whilst keeping the design routable. Further
algorithm improvements were evaluated using the same JPR framework and
using BCT to determine the quality of the developed multi-context placement
and routing technique.
3.8.3.2 Problem of IO Pins Allocation
Separate consideration has been given to the issue of IO pin allocation.
As the proposed P&R solution needs to demonstrate its practicality IO
pin allocation is usually determined by PCB design prior to FPGA design
development. To determine IO pin allocation on the bitstream size reduction
ratio, a set of benchmark designs have been placed using JPR with xed and
oating IO pins respectively. Results obtained were used to inform IO pins
allocation on multi-context placement and routing.
3.8.3.3 Scalability and Feasibility for Other Technologies
Once the developed multi-context placement and routing solution had been
successfully validated on the Xilinx Virtex technology, the scalability of the
solution and its feasibility across dierent FPGA technologies was evaluated.
These included possible changes to conguration interface architecture so
as to further improve bitstream size reduction during placement and routing.
3.9 Summary
Due to the lack of available tools and methodologies to investigate placement
and routing impact on conguration data size, new complete placement and
routing framework has been develop. Based on JBits it oers placement and
routing environment for Xilinx Virtex FPGAs. Reference placement and
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routing algorithms (Simulated Annealing placer and Pathnder router) has
been implemented based on the work of Betz et al. (1999) and their VPR
solution.
As these algorithms are not supporting conguration data size reduction,
new placement and routing methodology has been introduced to deliver
conguration data size reduction. Quality measure criteria have also been
established to determine the quality of proposed methodology.
For better understanding of the impact of placement and routing on
reconguration latency the problem has been divided into two sub-problems:
(i) conguration data size reduction for single-context design and
(ii) conguration data sharing for multi-context design. The aim is to
investigate impact of placement and routing on conguration data size rst
and then use the results in multi-context placement and routing.
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Chapter 4
Bitstream Size Reduction
Implementation
This chapter describes detailed benchmark bitsreams characteristics to verify
the need for improvement. Series of modications applied to the JPR to
achieve desired bitstream size reduction have been described in detail to
4.1 Benchmark Bitstreams Analysis
Benchmark bitstreams have been placed and routed using JPR with standard
placement and routing algorithms described in the section 3.4 and section 3.5.
Each bitstream generated by JPR has been compared against an empty
bitstream to establish number of frames used by each bitstream. Results
are presented in Tables 8 and 9.
The results presented in Table 8 and Table 9 indicate that circuits
representing CLB size from 40% upwards, are using 100% of bitstream frames.
Also circuit b04 representing 11% CLB size requires 57% of conguration
frames to be loaded.
To illustrate the problem of bitstream redundancy detailed analysis of
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Table 8: FPGA Benchmarks Summary { size 1% { 40%.
CLB Frames Summary [%]
Name Size [%] Free Used
b01 1 81 19
b01 b02 1 78 22
b02 1 92 8
b06 1 81 19
wbif 68 1 29 71
b03 2 81 19
b09 2 75 25
sasc 2 71 29
b08 3 66 34
b10 4 60 40
b07 6 80 20
b13 6 42 58
ss pcm 6 46 54
b11 8 55 45
barcode 8 33 67
cf ldpc 9 24 76
cf fp mul c 3 4 10 50 50
usb phy 10 29 71
b04 11 43 57
cf interleaver 6 8 13 42 58
b05 15 30 70
i2c 15 13 87
b10 chain x4 17 51 49
b04 chain x2 22 33 67
b10 chain x5 22 33 67
cf r 3 8 8 23 12 88
b10 chain x6 26 32 68
ata 30 12 88
b10 chain x7 30 26 74
b12 30 10 31
b11 chain x4 32 1 99
b04 chain x3 33 13 87
cf fp mul c 5 10 34 4 96
b10 chain x8 35 16 84
b10 chain x9 39 16 84
b11 chain x5 40 4 96
92
Table 9: FPGA Benchmarks Summary { size 41% { 99%.
CLB Frames Summary [%]
Name Size [%] Free Used
cf fp mul p 5 10 43 4 96
b10 chain x10 44 4 96
b04 chain x4 45 0 100
b05 b12 45 0 100
b10 chain x11 47 0 100
b11 chain x6 48 0 100
b10 chain x12 51 0 100
b04 b05 b12 55 0 100
b04 chain x5 56 0 100
b10 chain x13 56 0 100
b11 chain x7 57 0 100
b05 b05 b05 b05 59 0 100
b10 chain x14 61 0 100
b12 chain x2 61 0 100
b10 chain x15 64 0 100
b04 chain x6 67 0 100
b12 chain x2 b11 68 0 100
b11 chain x9 73 0 100
b12 chain x2 b11 b07 73 0 100
b12 chain x2 b05 75 0 100
b10 chain x18 77 0 100
b04 chain x7 79 0 100
b11 chain x10 81 0 100
b10 chain x19 82 0 100
b10 chain x20 86 0 100
cf r 7 16 8 86 0 100
cf interleaver 6 64 86 0 100
b04 chain x8 90 0 100
b10 chain x21 91 0 100
fmu 91 0 100
b10 chain x22 95 0 100
b10 chain x23 99 0 100
b11 chain x12 99 0 100
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Table 10: FPGA Benchmarks Frames Utilisation Summary { size 1% { 20%.
CLB Used Bits per Frame [%]
Name Size [%] 0 1{10 11{20 21{30 31{40 over 41
b01 1 81 19 0 0 0 0
b01 b02 1 78 21 1 0 0 0
b02 1 92 8 0 0 0 0
b06 1 81 18 1 0 0 0
wbif 68 1 29 71 0 0 0 0
b03 2 81 14 5 0 0 0
b09 2 75 22 3 0 0 0
sasc 2 71 23 5 1 0 0
b08 3 66 30 4 0 0 0
b10 4 60 31 9 0 0 0
b07 6 80 13 2 2 1 2
b13 6 42 52 6 0 0 0
ss pcm 6 46 45 7 2 0 0
b11 8 55 33 4 6 2 0
barcode 8 33 55 11 1 0 0
cf ldpc 9 24 57 17 2 0 0
cf fp mul c 3 4 10 50 31 16 3 0 0
usb phy 10 29 51 19 1 0 0
b04 11 43 40 14 3 0 0
cf interleaver 6 8 13 42 37 19 2 0 0
b05 15 30 40 25 5 0 0
i2c 15 13 54 26 6 1 0
b10 chain x4 17 51 14 17 13 5 0
bitstream frames content were obtained running BTC on the benchmark
bitstreams. Comparison results are presented in Tables 10 through to 12.
The results presented in Tables 10 to 12 indicate that small and medium
size circuits are congured mostly by frames carrying only few conguration
bits. Circuit b04 representing 11% CLB size requires 57% of conguration
frames to be loaded, whereas almost half of of all conguration frames contain
only 1 { 10 conguration bits as presented in Figure 26.
Using JPR, a map of nal blocks placement allocation results for b04
circuit was obtained and is presented in Figure 27.
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Table 11: FPGA Benchmarks Frames Utilisation Summary { size 21% { 60%.
CLB Used Bits per Frame [%]
Name Size [%] 0 1{10 11{20 21{30 31{40 over 41
b04 chain x2 22 33 27 24 11 4 1
b10 chain x5 22 33 25 22 14 6 0
cf r 3 8 8 23 12 45 27 11 4 1
b10 chain x6 26 32 13 25 25 5 0
ata 30 12 36 21 20 7 4
b10 chain x7 30 26 20 17 22 12 3
b12 30 10 31 34 21 4 0
b11 chain x4 32 1 31 39 24 5 0
b04 chain x3 33 13 33 30 17 7 2
cf fp mul c 5 10 34 4 29 42 19 7 1
b10 chain x8 35 16 17 25 29 12 1
b10 chain x9 39 16 17 25 29 12 1
b11 chain x5 40 4 14 42 27 11 2
cf fp mul p 5 10 43 4 20 37 24 9 6
b10 chain x10 44 4 12 35 33 12 4
b04 chain x4 45 0 22 41 29 7 1
b05 b12 45 0 15 42 26 13 4
b10 chain x11 47 0 7 36 35 16 5
b11 chain x6 48 0 11 31 32 17 8
b10 chain x12 51 0 4 28 41 24 4
b04 b05 b12 55 0 6 30 35 20 9
b04 chain x5 56 0 10 33 35 17 5
b10 chain x13 56 0 6 26 30 23 15
b11 chain x7 57 0 7 22 35 23 13
b05 b05 b05 b05 59 0 4 24 29 26 17
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Table 12: FPGA Benchmarks Frames Utilisation Summary { size 61% { 99%
CLB Used Bits per Frame [%]
Name Size [%] 0 1{10 11{20 21{30 31{40 over 41
b10 chain x14 61 0 4 15 36 29 15
b12 chain x2 61 0 7 24 37 19 13
b10 chain x15 64 0 2 14 31 32 21
b04 chain x6 67 0 5 23 37 25 10
b12 chain x2 b11 68 0 2 20 35 25 18
b11 chain x9 73 0 0 10 26 33 30
b12 chain x2 b11 b07 73 0 1 13 30 32 24
b12 chain x2 b05 75 0 1 12 27 34 26
b10 chain x18 77 0 0 7 20 36 37
b04 chain x7 79 0 2 13 31 32 22
b11 chain x10 81 0 0 4 21 32 43
b10 chain x19 82 0 0 5 19 33 43
b10 chain x20 86 0 0 4 16 28 53
cf r 7 16 8 86 0 4 12 24 28 32
cf interleaver 6 64 86 0 0 5 25 36 33
b04 chain x8 90 0 1 8 27 33 31
b10 chain x21 91 0 0 3 13 26 59
fmu 91 0 0 1 12 24 64
b10 chain x22 95 0 0 2 11 22 65
b10 chain x23 99 0 0 1 8 22 69
b11 chain x12 99 0 0 1 6 20 73
Figure 26: Frames utilisation for a design implementation occupying 45% of
device CLBs.
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Figure 27: b04 Placement Results.
As presented in Figure 27 b04 circuit occupies 41 CLB columns therefore
frames controlling each used column have to be loaded. Looking at frames
utilisation chart presented in Figure 26, it is evident, that the majority of
frames carry only between 1 and 40 bits to congure the design.
The remaining 284{323 bits are not used, but they still need to be stored
and loaded onto the FPGA. This suggests that it should be possible to
increase the utilisation of frames while concentrating the design
implementation bits into a smaller number of frames. This will, however,
require the placement and routing process to be modied to optimise the
frame utilisation in addition to other existing design constraints, for example,
timing and area utilisation.
4.1.1 Bitstream Size Reduction Implementation
Bitstream analysis presented in section 4.1 proved that placement and routing
algorithms used are unable to deliver frames-optimised solution. Using JPR
and BCT series of experiments have been performed to nd a new set of
algorithms modications able to deliver frames-optimised solution.
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4.2 Placement Algorithm Evaluation
At rst the placement and routing have been separated in order to obtain
column-aligned blocks assignment.
4.2.1 Placement Algorithm Criteria
To obtain an implementation which considers column{based structure of
the conguration distribution (Figure 11), the placement algorithm needs
to evaluate locations which are more likely to lead to a reduced number
of conguration frames. Furthermore, the placement cost evaluation for
each iteration should include a factor determining quality in terms of frames
utilisation.
4.2.2 Dynamic Location Cost Schedule
To address the problem of column{oriented placement, a new placement
algorithm feature has been introduced { Dynamic Location Cost (DLC).
DLC determines the cost of each placement location. This cost is based on
ColumnUtilisationCost calculated after each placement iteration according
to the following equation:
ColumnUtilisationCost = 1  NumOfLocsOccupied
ColumnCapacity
(4.1)
where NumOfLocsOccupied is a number of locations occupied by CLB/IOB
blocks within a single column and ColumnCapacity is a maximum number
of CLB/IOB blocks which can be placed within a single column. For Xilinx
XCV50 ColumnCapacity equals to 18 (16 CLBs and 2 IOBs) (Xilinx, 2000).
The cost of all the locations within a single column is the same and equals
to ColumnUtilisationCost. As blocks allocation changes every placement
iteration, ColumnUtilisationCost needs to be re-calculated every time the
placement changed.
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The initial cost for each location is calculated based on column utilisation
after the initial placement. Then after each placement iteration has been
accepted, the cost of each location is re{calculated. Placement algorithm
should keep the cost of a column low or equal to 1. If ColumnUtilisationCost
equals to 1 the column is considered empty and therefore all frames controlling
that column do not need to be loaded during FPGA reconguration. Any
empty columns are excluded from overall column utilisation cost.
4.2.3 Placement Cost Function
An initial modication of the cost function was found to be necessary to
penalise a horizontal bounding box span for column{based placement. The
following equation proved to deliver column{oriented nets:
Cost =
NnetsX
i=1
[PenaltyFactor  bbx(i) + bby(i)] (4.2)
where the PenaltyFactor has been empirically set to 10 following a series of
experiments, and bbx and bby denote horizontal and vertical spans of net's
bounding box.
Applying cost function from Equation 4.2 to the example from Figure 11
delivers two dierent costs for scenario A and scenario B.
Evaluation of this modied cost function suggests that it can force the
placement algorithm to realise all nets as column{oriented. However, the
entire design will still be occupying most of the FPGA as presented by the
example shown in Figure 28.
To address the problem presented in Figure 28 the cost function should
be factorised by the overall bounding box, in which the horizontal span will
be penalised. This indicates that a placement strategy that uses less columns
is preferable.
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(0, 0)
(4, 6)
overall bounding boxsingle net bounding box
Figure 28: Example of placement result with modied cost function used.
Cost = NumOfColumnsUsed 
NnetsX
i=1
[PenaltyFactor  bbx(i) + bby(i)] (4.3)
where PenaltyFactor has been set to 10, bbx(i) and bby(i) denote bounding
box length for a single net i and NumOfColumnsUsed denotes the total
number of CLB columns used to place the circuit. Adding new constraint to
the cost function resulted in prioritising column{based nets with minimum
number of columns necessary to obtain frames{optimised placement.
4.2.4 Next Step Criteria
For column{based placement out of any possible moves there is only a limited
number which can improve frames utilisation. As the aim of any placement
algorithm is to nd an acceptable solution within a minimum number of
iterations it is important to perform only those moves which oer the
100
(0, 0)
(4, 6)
CLB blocks swap CLB block move
Figure 29: Example of placement with next step move resulting in net
wirelength penalty.
reduction possibility in placement cost.
As simulated annealing allows acceptance of moves in a less optimal
placement (with a certain probability), it was found to be benecial to
keep this freedom in column{oriented placement strategy. That is why the
placement modication step needed to be divided into two types: block move
and block swap. A block move determines column utilisation while block
swap determines timing constraints via the net bounding box.
During the block move, the block is relocated into an empty location.
Using placement DLC, the block on the most expensive location is moved to
the cheapest empty location. Such a step was found to improve the overall
location cost and drive an algorithm to place blocks closer to each other in
the column{shaped order.
Using only this type of move will introduce a net wirelength penalty, as
it allows cases like the one presented in Figure 29.
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The reason for this is that once the block is not located at the most
expensive location it will not be moved.
Block swap is similar to the typical simulated annealing next step iteration,
as it does not change columns utilisation, although it has an impact on a net
bounding box.
4.3 Routing Algorithm Evaluation
Once placement has been completed, the aim of frames{optimised router is to
successfully route the design using minimum number of conguration frames.
4.3.1 Routing Algorithm Criteria
Any routing algorithm suitable for bitstream size reduction needs to be aware
of which switches need to be congured to implement each net. As each
switch is associated with a conguration frame, and each frame has a cost
depending on its utilisation after placement, the router should use `cheaper'
switches when looking for the cheapest connection. Figure 30 shows an
example of how routing inuences the number of frames and bitstream size.
4.3.2 Routing Cost Function
The Dijkstra algorithm which is used in a search for the best connection
between blocks needs a cost associated with every routing resource to nd
the shortest path. This cost is usually calculated based on the wirelength or
delay caused by the single routing resource. The cost of each path represents
the sum of all routing resources building up the path. To incorporate frames
utilisation to the routing process new connection cost function has been
introduced according to the equation 4.4.
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routing switchconfiguration frame
Figure 30: Example of routing search and its impact on bitstreams size.
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Figure 31: Example of routing search and its impact on bitstreams size.
ConnectionCost(A;B) =
i=BX
i=A
[Costwire(i) + Costswitch(i; i+ 1)] (4.4)
where Costwire for each routing resource is calculated using equation 3.10
and Costswitch connecting two routing resources i and i+ 1 i based of the
current frames utilisation cost associated with this switch. Frame utilisation
cost has been calculated according to the equation 4.5:
FrameUtilisationCost(i) =
"
1  NumOfBitsSet
FrameLength
#
(4.5)
where NumOfBitsSet denotes number of bits set within the frame and
FrameLength denotes total number of conguration bits available within
the frame. For XCV50 FrameLength equals 324 (Xilinx, 2001).
With the cost function from equation 4.4 the cost of two paths presented
on Figure 31 is dierent.
4.4 Timing Analysis
As benchmark circuits are not characterised by any timing constraints a
timing comparison can be done by comparing the longest nets between the
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Figure 32: Size Reduction Ratio: FO vs STD routability{driven P&R.
original (STD) and frame{optimised (FO) bitstreams.
4.5 Experimental Results
To test feasibility of the new approach FO P&R was performed on the set
of benchmarks with maximum exibility given to the algorithm and no pin
constraints. Cost functions used in placement and routing were purely frame
optimisation oriented without any other constraints. Figure 32 presents
bitstream size reduction ratio as a function of design complexity represented
as percentage of FPGA CLB size. FO P&R and STD P&R were both
routability driven with oating pins option enabled.
The results presented in Figure 32 show, that it is possible to obtain
a frame{optimised bitstream that is better than that oered by currently
available P&R approaches. Not surprisingly, the achieved size reduction ratio
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Figure 33: Critical Path:FO vs STD routability{driven P&R.
is considerable for small circuits. In this case up to 5.5 times less frames can
be used to implement the design. However, the results also demonstrate that
an approach using conguration frame{based optimisation during placement
and routing can provide signicant benets for circuits up to 60% FPGA
usability.
To check the impact of FO P&R on the circuits timing, the change in
critical path has been calculated. Results are presented in Figure 33.
Further analysis indicated that the critical path in a frame optimised
design is longer than when using STD P&R. An average decrease of 8%
was obtained with a maximum timing decrease of up to 20% for very small
circuits.
To improve timing performance of FO P&R timing{driven algorithms
have been employed. Results for varying size reduction ratios as presented
in Figure 34 and Figure 35 indicate the critical path change obtained over
the range of circuit complexity.
Results for the timing{driven version of FO P&R show, that a size
reduction ratio up to 4.8 can be achieved, although not as high as for
routability{driven FO P&R. Critical path delay analysis presented in
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Figure 34: Size Reduction Ratio: FO timing{driven vs STD timing{driven
P&R.
Figure 35 shows, that critical path delay increased on average 15% with
a maximum increase up to 33% for small circuits.
4.6 Pins allocation
Analysis of the results presented in Figures 32 to 34 suggests that for small
designs (up to 40% FPGA usability) size reduction ratio varies from 1.2 to
2.8 and in the smallest size circuits group, the range is even bigger from 1.4
to 5.5. The reason for some of the circuits having low size reduction ratios
relates to the problem of pin allocation and the Xilinx Virtex conguration
architecture. Each FPGA IO pin is controlled by an IO block. IO blocks
located on the left and right side of Xilinx Virtex FPGA are controlled by
a separate set of 96 frames (Xilinx, 2000). IO blocks located on the top
and bottom size of the FPGA chip are controlled by the same frames which
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Figure 35: Critical Path: FO vs STD timing{driven P&R.
control CLB content and routing. For small circuits if the ratio of IO blocks
to CLB blocks is close to unity and IO pins are allocated to the top and the
bottom of the FPGA situation presented in Figure 36 was found to occur.
The situation shown in Figure 36 (top diagram) presents placement result
for pins xed to the top and bottom locations. Consequently, all 52 columns
(single column representing 24 frames per FPGA location) have to be
congured despite any CLBs relocation. The same circuit placed and routed
with the oating pins option enabled (i.e it is left to the placement algorithm
to determine suitable IO allocation) requires only 8 columns to congure the
FPGA.
4.7 Summary
Novel placement and routing approach presented in this chapter demonstrated
its ability to deliver frames optimised solution. The size of the conguration
bitstream can be reduced considerably. As a result of bitstream size reduction,
storage requirements, reconguration latency and power consumption can be
improved. The size reduction ratio depends on the complexity of the design
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Figure 36: Placement result for xed and oating pins: # { used IO block,
X { used CLB block.
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implementation, which was expected.
Frames optimised placement and routing can be applied to multi{context
designs, where contexts are not equally size{balanced and the size of the
FPGA is usually selected to accommodate the biggest context. In this time
of scenario FO P&R can signicantly improve switching between small and
medium size contexts.
Although FO P&R has been implemented for Xilinx Virtex technology
only, presented approach can be easily modied to support other
recongurable technologies. Novel DLC introduced at placement can be
applied to any FPGA array as long as FPGA technology supports partial
reconguration and conguration data follow regular patterns (vertical
spanning frames, horizontal spanning frames, etc.).
Bitstream size reduction comes at the cost of timing deterioration. In
Xilinx Virtex technology long routing resources can only be accessed from
certain locations only therefore with highly compacted placement router is
forced to use single length resources. That is the reason why longest paths
after FO P&R use more switches. With dierent FPGA technology this
limitation might be removed.
The fact, that in Xilinx Virtex CLB frames control top and bottom
IOBs makes FO P&R reduction eciency sensitive to IO pins allocation.
Bitstream size reduction for high I/O pins count designs might be impossible
as number of frames to load is determined by I/O pin allocation. Yet again
this limitation is a feature of Xilinx Virtex architecture and might not occur
with dierent FPGA technology.
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Chapter 5
Multi{Context Placement and
Routing Implementation
This chapter presents details about the implementation of multi{content
placement and routing. New framework is described together with the results.
5.1 Designs Similarity Analysis
Using BCT collection of benchmarks has been analysed to derive initial
level of similarity between members of each design pair. These similarities
were used as a starting point to determine the quality of the novel multi{
context simulatenous placement and routing approach. Results from this
cross{comparison are presented in Table 13.
The results summarised in Table 13 show, that although there are pairs
of circuits with certain number of similar CLBs, their overall bitstreams
similarity is less then 1%. This is due to the fact, that they have all been
placed and routed individually.
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Table 13: Designs similarity summary.
Design Size Shared Shared
pair [%] blocks frames
b04 out.bit 11
tb 04 chain x02.bit 22 25 239
b12 out.bit 30
tb 12 chain x2.bit 60 63 4
tb 05 12.bit 45
tb 04 chain x4.bit 45 58 0
cf fp mul c 5 10 out.bit 34
cf fp mul p 5 10 out.bit 43 113 0
cf interleaver 6 8 out.bit 13
cf interleaver 6 64 out.bit 86 74 0
tb 10 chain x20.bit 86
tb 11 chain x6.bit 48 21 0
5.2 Placement Algorithm Evaluation
Unlike traditional placement which starts from initial placement, novel
approach has been applied based on placing similar blocks in the same
location in both placements. Simultaneous placer needs rst to determine
the size for shared and non{shared blocks. This is done by cross{comparing
the netlists to get the number of shared slices (set of two LUT within the
same location).
5.2.1 Placement Algorithm Criteria
With the FPGA area divided into shared and non{shared areas, random
initial placement is performed on the shared area and then on each non{
shared area separately.
To obtain an implementation which considers column{based structuring,
the conguration distribution set of modications developed during bitstream
size reduction described in section 4.2 placement have been used.
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5.2.2 Dynamic Location Cost Schedule
To address the problem of column{oriented placement, Dynamic Location
Cost (DLC), developed for bitstream size reduction was used. Any change
to the cost of shared locations has to be applied to both netlists, while any
change to the non{shared area applies only to the currently processed netlist.
5.2.3 Placement Cost Function
Following the bitstream size reduction placement methodology, the simulated
annealing placement cost function based on column{oriented net bounding
box was used. Placement iteration cost is calculated to all blocks within the
design regardless of their assignment to a shared or non{shared area. Similar
to bitstream compression placement, this cost function penalises horizontally
spanned nets.
5.2.4 Next Step Criteria
Because of the processors sequential execution, only one context can be
processed at a time. Therefore at the beginning of every placement iteration,
selection of which design is going to be modied is based on a random number
generator.
Once the design has been selected, there is another selection to be made
between those areas where a proposed change will be applied. Similar to the
previous selection case, this one is based on the random based function as
well. Within the area selected, modication is done either by block swap or
block move similar to the previously described in section 4.2.4 bitstream size
reduction placement.
As a result of the FPGA area being divided into shared and non{shared
areas, block manipulations are only allowed within the same area. However,
there is an exception for the shared area: the block in the shared area can
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still be swapped with the block in the non{shared area if their LUT content
is exactly the same. Such a swap does not inuence the content of shared
columns (as the LUT content remains unchanged) but it has an impact on
the net bounding box, and potentially inuences the net's routing.
5.3 Routing Algorithm Evaluation
The main goal of the routing algorithm, is to validate placement by providing
connectivity between specied block input and output while using a minimum
number of conguration frames.
5.3.1 Routing Algorithm Criteria
Based on the results of bitstream size reduction routing, the same method
has been selected to perform detailed routing. Because of the nets sharing
complexity problem, each design has been routed independently.
5.3.2 Routing Cost Function
In order to keep the number of frames to a minimum, the cost function used
during the search for the shortest{path has been modied to include the cost
of the routing switch location. In this way the router will try to use routing
switches, whose conguration is driven by the frames with higher utilisation.
5.4 Experimental Results
5.4.1 Simultaneous Placement and Routing Results
To test the feasibility of the proposed approach Simultaneous Multi{Context
(SMC) P&R was performed on the set of benchmark designs. Cost functions
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Figure 37: Example of SMC P&R performed on two-contexts design.
used by placement and routing algorithm were purely frame{sharing oriented
without any other constraints. Experimental results are presented in Table 14,
and an example of placement layout after SMC P&R is presented in Figure 37.
5.5 Frames Sharing Analysis
Results presented in Table 14 show, that it is possible to increase the number
of shared frames compared to currently used P&R approaches. Not surprisingly
the achieved improvement ratio is considerable for small circuits (51% for 20{
30% circuits size category). However, the results also demonstrate that the
approach is also benecial for the bigger circuits (33% for upto 60% circuit
size category).
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Table 14: FPGA Multi{design benchmarks summary.
Design Size SB SFSA SFSMC F CPSA CPSMC CP
pair [%] [%] [%]
A1 11 9 12 -25
A2 22 25 239 821 51 12 14 -14
B1 30 10 13 -23
B2 60 63 4 382 33 12 14 -14
C1 45 9 10 -10
C2 45 58 0 527 46 8 11 -27
D1 34 9 12 -25
D2 43 113 0 518 45 9 11 -27
E1 13 8 11 -25
E2 86 74 0 102 9 9 11 -18
F1 86 8 10 -20
F2 48 21 0 65 6 7 9 -22
Design pair lename
A1 b04 out.bit
A2 tb 04 chain x02.bit
B1 b12 out.bit
B2 tb 12 chain x2.bit
C1 tb 05 12.bit
C2 tb 04 chain x4.bit
D1 cf fp mul c 5 10 out.bit
D2 cf fp mul p 5 10 out.bit
E1 cf interleaver 6 8 out.bit
E2 cf interleaver 6 64 out.bit
F1 tb 10 chain x20.bit
F2 tb 11 chain x6.bit
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5.6 Timing Analysis
The results of the timing analysis demonstrated, that the critical path used
on average 25% more routing resources despite using the Pathnder routing
algorithm, which aims to nd the shortest path for each net. This situation
is a result of additional restrictions applied to the block allocation during
placement, and the fact, that long wire connections are only available for
certain block allocation combinations.
Additional constraints applied to the placement algorithm, where shared
and non{shared blocks are assigned to the dierent FPGA areas were likely
to contribute to the net bounding box size and therefore increase the number
of routing resources required to successfully route the net.
The timing results presented describe a worst{case scenario, where
placement and routing is purely compression and frames sharing oriented.
As a result of the conguration interface architecture used (where all the
blocks within the shared CLB column have to be exactly the same) any
linear trade{o between timing and sharing might be dicult to achieve in
practice.
5.6.1 CLB Blocks Sharing
Results of CLB block sharing between two designs are presented in Table 14
and suggest that there are a number of blocks with the same content (up to
15%). This is despite the fact that all the benchmark designs were compiled
separately without any intention of sharing resources. Thus, the number
of shared CLB blocks can be further improved by using resource{sharing
methodologies developed in previous steps of the design ow.
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5.7 Pins Allocation
As both designs are targeting the same FPGA platform, IO pin allocation will
be determined by the PCB layout. However due to the unique nature of IO
pin conguration (top and bottom IO pins are congured by CLB frames) IO
pins have been left oating, to allow the algorithm to derive column{oriented
placement.
5.8 Scalability Of The Approach
The presented SMC JPR approach has been tested for the limited case of two-
context designs, but it can easily be scaled to handle three and more designs.
The overall frame sharing ratio will then depend on the netlist similarity
factor and it is likely to decrease as the number of designs increases.
5.9 Frames Overlapping Problem
Unlike bitstream size reduction, SMD P&R distinguishes between two types
of shared frames: shared empty frames and shared design frames. Shared
design frames represent non{empty frames with the same content. The
detailed contribution of both types into the total number of shared frames
has been presented in Table 15.
Results presented in Table 15 clearly show that the majority of shared
frames are empty frames. Despite CLB similarity and their specic placement,
the content of the conguration frames covering that area is still dierent.
This is caused by the specic conguration frame structure, where a single
frame is in control of a part of the CLB content as well as routing in that
area. Although sharing LUT content can be arranged during placement, any
constraints applied to the way the design is routed could result in unroutable
nets.
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Table 15: Summary of shared empty and design frames.
Shared Shared
Design lename empty frames design frames
b04 out.bit
tb 04 chain x02.bit 821 2
b12 out.bit
tb 12 chain x2.bit 380 4
tb 05 12.bit
tb 04 chain x4.bit 523 4
cf fp mul c 5 10 out.bit
cf fp mul p 5 10 out.bit 516 2
cf interleaver 6 8 out.bit
cf interleaver 6 64 out.bit 92 10
tb 10 chain x20.bit
tb 11 chain x6.bit 64 1
5.10 Conguration Interface Analysis
To demonstrate the impact of conguration interface architecture on
bitstream sharing in a multi{design approach, simulation of a selection of
dierent conguration interface architectures was performed. Because
developed framework is based on JBits supporting only Xilinx Virtex FPGA
technology, selection of dierent frames allocation patterns was used to
emulate dierent recongurable architectures.
5.10.1 LUT Specic Frames
A single CLB column in XCV50 is congured by 48 frames. 18 bits in each
frame are used to hold a part of the conguration of a single CLB location.
Currently at least 32 frames are required to congure LUT, as a single CLB
frame holds only two LUT bits per location. To congure LUTs within
a single CLB location 64 bits are required. Therefore, if there are LUT{
dedicated frames, to congure a LUT in entire CLB column requires four
frames. An example of a proposed conguration interface architecture is
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Table 16: Summary of shared empty and design frames for CLB specied
frames.
Shared Shared
Design lename empty frames design frames
b04 out.bit
tb 04 chain x02.bit 821 10
b12 out.bit
tb 12 chain x2.bit 380 20
tb 05 12.bit
tb 04 chain x4.bit 523 20
cf fp mul c 5 10 out.bit
cf fp mul p 5 10 out.bit 516 34
cf interleaver 6 8 out.bit
cf interleaver 6 64 out.bit 92 30
tb 10 chain x20.bit
tb 11 chain x6.bit 64 8
presented in Figure 38.
It can be assumed that shared CLB column will have at least four frames
similar, and it will not depend on the routing results. Bitstream sharing after
using modied frames distribution has been presented in Table 16.
5.10.2 Single Block Conguration
In the Xilinx Virtex XCV50 single conguration frame has 384 bits and each
CLB location is congured by 864 bits. Therefore, to congure an entire CLB
location (LUT and surrounding routing switches), 2.25 frames are required.
The main advantage of this architecture was that shared blocks do not have
to be placed within a column. They only need to be similar within a single
location. Use of this approach would therefore result in better routing, as
blocks are not forced into columns, which relaxes routing congestion.
Using smaller conguration frames can further improve the conguration
data sharing ratio. As illustrated in Figure 39 a single CLB location has
been congured using nine horizontally spanning conguration frames. Such
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Figure 38: Example of Xilinx Virtex single programmable cell.
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Figure 39: Example of proposed conguration interface architecture for single
Xilinx Virtex programmable cell.
a frame alignment allows separate conguration of LUT content and related
I/O routing from external routing. Also if the CLB is used for routing only,
the LUT part can be still shared with other empty LUTs.
Based on the placement and routing results of the benchmark circuits
an estimate for conguration data sharing was obtained and is presented in
Table 17.
Smaller conguration frames will increase conguration architecture
complexity, but oer on average 10% improvement compared to a column
based conguration interface architecture. It also does not require similar
CLB blocks to be placed together, as similarity is done purely on a one{
to{one basis. A further advantage comes from the routing improvements as
CLB block allocation is less constrained.
An additional post{processing run can be applied to the netlist in order
to increase the number of shared LUTs. Content of the single LUT can be
modied as indicated in Figure 40.
With ne grain conguration interface architecture `wildcarding' can be
an option especially for the big CLB arrays, as the number of similar LUT
blocks is likely to increase due to a limited combination of 16{bit wide LUT
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Table 17: Designs similarity summary.
Design Shared design Shared empty Shared SF
pair blocks blocks frames [%]
b04 out.bit
tb 04 chain x02.bit 25 597 5398 78
b12 out.bit
tb 12 chain x2.bit 63 306 2637 38
tb 05 12.bit
tb 04 chain x4.bit 58 412 3766 54
cf fp mul c 5 10 out.bit
cf fp mul p 5 10 out.bit 113 406 3767 54
cf interleaver 6 8 out.bit
cf interleaver 6 64 out.bit 74 107 1037 15
tb 10 chain x20.bit
tb 11 chain x6.bit 21 102 939 14
content.
5.11 Summary
The novel simultaneous placement and routing methodology for
multi{context designs presented in this chapter demonstrates the feasibility
of increasing the number of shared conguration data frames to improve the
speed of the FPGA reconguration process.
The achieved improvement ratio is considerable for small circuits (51%
for 20{30% circuits size category). However, the results also demonstrate
that the approach is also benecial for the bigger circuits (33% for upto 60%
circuit size category). This is benecial especially in multi-context designs
where single contexts dier is size and complexity.
The results of the timing analysis demonstrated, that the critical path
used on average 25% more routing resources despite using the Pathnder
routing algorithm, which aims to nd the shortest path for each net. This
situation is a result of additional restrictions applied to the block allocation
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Figure 40: Example of Xilinx Virtex single programmable cell.
during placement, and the fact, that long wire connections are only available
for certain block allocation combinations.
Additional constraints applied to the placement algorithm, where shared
and non{shared blocks are assigned to the dierent FPGA areas were likely
to contribute to the net bounding box size and therefore increase the number
of routing resources required to successfully route the net.
The timing results presented describe a worst{case scenario, where
placement and routing is purely compression and frames sharing oriented.
As a result of the conguration interface architecture used (where all the
blocks within the shared CLB column have to be exactly the same) any
linear trade{o between timing and sharing might be dicult to achieve in
practice.
The ability to transform netlist similarities into conguration data
similarities works well for the dicult case, where conguration data frame
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consists of bits controlling parts of dierent FPGA resources (e.g. IOB, CLB,
routing), as any modication to placement or routing applies to a number of
conguration frames at once. In similarity to single{context placement and
routing methodology, additional restrictions to the placement algorithm were
found to increase the critical path net delay, although developed methodology
can be still attractive for non{timing critical, power supply limited application
domains.
The presented placement and routing methodology has been tested for
the limited case of two-context designs, but it can easily be scaled to handle
three and more context designs. The overall frame sharing ratio depends
on the netlist similarity factor and it is likely to decrease as the number of
designs increases.
The limited information available on alternative conguration interface
architectures make it dicult to evaluate the proposed methodology, although
simulation of alternative conguration interface architectures demonstrate
even better improvement in conguration data sharing and timing.
Newly developed multi-context placement and routing methodology
proved to work with real-world Xilinx Virtex FPGA - challenging technology
due to its conguration frames architecture. Simulation of dierent frames
arrangement demonstrate impact of conguration interface architecture on
bitstream sharing and as such can be valid test methodology in the search
for better conguration interface architecture.
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Chapter 6
Conclusions and Future Work
The thesis are concluded in this chapter together with summary of future
areas of development.
6.1 Summary of the Contribution
The work presented in this thesis has explored the area of placement and
routing for FPGAs in the search for improvements to the FPGA
reconguration problem bottleneck { one of the main obstacles towards wider
popularity of FPGAs as recongurable systems.
It has been demonstrated, that currently available placement and routing
methodologies, although delivering quality solutions, especially in the timing
optimisation domain, suer a signicant overhead in utilising FPGA
conguration data resources, which contribute towards reconguration
latency and storage penalties.
6.1.1 Single Context Approach
It has been demonstrated, that by incorporating conguration data
architecture into placement and routing, the conguration data utilisation
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can be improved by using up to ve times less conguration data resources
to implement the design over traditional approaches. Such an improvement is
an important contribution towards minimising FPGA reconguration storage
and latency overhead, and also power consumption, which is very important
especially for battery{operated devices.
A placement and routing framework presented in this thesis has been
validated with commercial Xilinx Virtex FPGA technology to show its
practicality for real{world applications.
The developed novel bitstream size reduction placement and routing for
FPGAs when applied to the Xilinx Virtex FPGAs, demonstrates a trade{
o between compression and design timing. It has been demonstrated,
that compression data utilisation improvement comes with design timing
degradation of up to 30% more routing switches used by the net on the critical
path, due to the higher block concentration within the placement area, which
limits router exibility. For highly timing{constrained designs this method
might be not applicable, although there are other application domains like
battery operated mobile devices, where the benets of using hardware design
implementation is the key to power saving by lowering operating frequency
{ a key element in determining power consumption.
6.1.2 Multi{Context Approach
The contribution from bitstream size reduction placement and routing
provided essential background for development of a more generic placement
and routing methodology optimising conguration data sharing between
contexts compiled for a particular recongurable platform.
Critical evaluation of currently available placement and routing
methodologies deliver bitstreams with very low level of conguration data
similarity, making re{using of conguration data almost impossible. Analysis
of the design ow of these methodologies indicated areas of possible
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improvement to increase levels of conguration data sharing.
It has been demonstrated, that using simultaneous placement and routing
of two contexts provides upto ve times more shared conguration data
frames, which contributes towards reconguration latency and storage
overhead improvement.
The developed multi{context simultaneous placement and routing for
FPGAs, when applied to the Xilinx Virtex FPGAs, demonstrates trade{o
between conguration data sharing and design timing improvement. It has
been demonstrated, that conguration data sharing improvement comes with
design timing degradation up to 30%. This problem arises as more routing
switches are used by the net on the critical path, due to the additional
placement constraints, which limits router exibility. For highly timing{
constrained designs this method might be not applicable, although there
are other application domains like battery operated mobile devices, where
savings in power consumption during the process of reconguration are highly
desirable.
6.2 Solution Scalability
The developed placement and routing methodology optimised for
conguration data utilisation, successfully tested with Xilinx Virtex FPGA
technology, can be applied to any island{style FPGA with regular
conguration interface architecture (row{based, diagonal{based).
The Dynamic Location Cost developed for placement methodology is a key
element linking FPGA conguration interface architecture with FPGA
placement methodology.
Multi{context methodology has been based on design netlist similarity
and as such can be applied to an unlimited number of designs, known at
compile time. The overlapping ability will depend on netlist similarity, and
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in the worst case scenario (when no similarities can be picked up) it will
deliver a set of individually compressed bitstreams, able to share part of the
unassigned FPGA area.
Following the current trends where FPGAs are becoming stand{alone
Systems{on{Chip oering much more then just congurable logic, the
developed methodology can still be applied to minimise the size of
conguration data required to implement IP cores in the FPGA congurable
logic area.
6.3 Areas of Improvement and Future Directions
The conguration data optimised placement and routing methodology
presented in this thesis represents an alternative approach to EDA, and
research in this area can deliver further improvements to the problem of
FPGA reconguration bottleneck. Research should be done in several
directions:
 placement and routing algorithm optimisation,
 conguration data architectures,
 high{level design synthesis.
The trend to incorporate conguration interface architecture into
placement and routing can be expanded onto any available FPGA architecture,
subject to detailed FPGA architectural information being available.
As it has been demonstrated, the achieved conguration data sharing
ratio depends on the conguration data architecture. There is a need for more
research to evaluate the most feasible conguration interface architecture for
dynamically recongurable FPGAs, so that the entire reconguration process
including placement and routing can be improved even further.
129
Analysis of multi{context placement and routing show that the quality of
the delivered solution is strongly dependent on netlist similarity. As design
netlists are a result of design compilation process, the area of simultaneous
design compilation is one of the key areas for future research in order to
improve netlist similarity and therefore bring further improvements in
conguration data sharing.
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Appendix A
Appendix
A.1 Bitstream Comparison Tool
Code size: 1070 lines
/ 
main . c   d e s c r i p t i o n
                   
beg in : Tue Feb 3 12 :39 :42 GMT 2004
copy r i g h t : (C) 2004 by Pio t r S tep ien
emai l : pstepien@bournemouth . ac . uk
 /
/ 
 
 This program i s f r e e so f tware ; 
 you can r e d i s t r i b u t e i t and/or modify 
 i t under the terms o f the GNU General 
 Pub l i c License as pub l i s h ed by 
 the Free Sof tware Foundation ; 
 e i t h e r ve r s i on 2 o f the License , or 
 ( a t your opt ion ) any l a t e r ve r s i on . 
 
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 /
#ifde f HAVE CONFIG H
#include <c on f i g . h>
#endif
#include <s t d i o . h>
#include <s t d l i b . h>
#define XCV50
#i f de f ined (XCV1000)
#de f i n e ROWS 64
#de f i n e CLB COLUMNS 96
#de f i n e WORDSPERFRAME 39
#de f i n e STREAM SIZE 766047
#endif
#i f de f ined (XCV50)
#de f i n e ROWS 16
#de f i n e CLB COLUMNS 24
#de f i n e WORDSPERFRAME 12
#de f i n e STREAM SIZE 69970
#endif
#define CLB FRAMES 48
unsigned char b i t s t r eam data [ 2 ] [ STREAM SIZE ] ;
unsigned int
f r ame s ta r t addr [ 2 ] [ 4 ] ,
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number of words [ 2 ] [ 4 ] ;
unsigned int
subb locks data [ 2 ] [CLB COLUMNS] [ 4 8 ] [ROWS+3] ,
c l k da ta [ 2 ] [ 1 ] [ 8 ] [ROWS+3] ,
c l b da ta [ 2 ] [CLB COLUMNS] [ 4 8 ] [ROWS+3] ,
i ob data [ 2 ] [ 2 ] [ 5 4 ] [ROWS+3] ,
bsramint data [ 2 ] [ 2 ] [ 2 7 ] [ROWS+3] ,
bsramcontent data [ 2 ] [ 2 ] [ 6 4 ] [ROWS+3] ;
#include " f u n c t i o n s c o l l e c t i o n . h"
int main ( )
f
/ Var iab l e s d e f i n i t i o n /
unsigned char b i t f i l e n ame [ 2 5 5 ] , d e c i s i o n ;
unsigned int
words rom [ 3 7 ] ,
read word [ 3 7 ] ,
passed Bytes ,
word index ,
i n t word s c t r ,
b i t s t r eam f i l e number ,
b i t s t r eam byte index ;
FILE  b i t s t r e am f i l e P t r ; / Bitstream f i l e po in t e r /
/ Bitstream Header and Conf i gura t ion Options (XAPP138v2 .7
Table 8) /
words rom [ 0 ] = 0 x f f f f f f f f ; / Dummy word f o l l ow i n g b i t s t r eam
/
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words rom [ 1 ] = 0xaa995566 ; / Synchron i sa t ion word /
words rom [ 2 ] = 0x30008001 ; / Packet Header : Write to SMD
r e g i s t e r /
words rom [ 3 ] = 0x00000007 ; / Packet Data : RCPC /
words rom [ 4 ] = 0x30016001 ; / Packet Header : Write to FLR
r e g i s t e r /
words rom [ 5 ] = ' z ' ; / Packet Data : Frame Length f o r XCV1000
/
words rom [ 6 ] = 0x30012001 ; /Packet Header : Write to COR /
words rom [ 7 ] = ' z ' ; / Packet Data : Conf i gura t ion Options /
words rom [ 8 ] = 0x3000c001 ; / Packet Header : Write to MASK /
words rom [ 9 ] = ' z ' ; / Pocket Data : CTL mask /
words rom [ 1 0 ] = 0x30008001 ; / Packet Header : Write to CMD
r e g i s t e r /
words rom [ 1 1 ] = 0x00000009 ; / Packet Data : SWITCH /
words rom [ 1 2 ] = 0x30002001 ; / Packet Header : Write to FAR
r e g i s t e r /
words rom [ 1 3 ] = 0x00000000 ; / Packet Data : Frame address /
words rom [ 1 4 ] = 0x30008001 ; / Packet Header : Write to CMD
r e g i s t e r /
words rom [ 1 5 ] = 0x00000001 ; / Packet Data : WCFG /
/ Bitstream Data Frames and CRC (XAPP138v2 .7 Table 9) /
words rom [ 1 6 ] = 0x30004000 ; / Packet Header : Write to FDRI /
words rom [ 1 7 ] = ' z ' ; / Pocket Header Type 2 : Data Words /
/ Continuing a f t e r frames l oad ing /
words rom [ 1 8 ] = 0x30002001 ; / Pocket Header : Write to FAR
r e g i s t e r /
words rom [ 1 9 ] = ' z ' ; / Pocket Data : Next frame address /
words rom [ 2 0 ] = ' z ' ; / Write to FDRI /
words rom [ 2 1 ] = ' z ' ; / Packet Header Type 2 : Data words /
words rom [ 2 2 ] = 0x30002001 ; / Packet Header : Write to FAR
r e g i s t e r /
words rom [ 2 3 ] = ' z ' ; / Pocket Data : Next frame address /
words rom [ 2 4 ] = ' z ' ; / Packet Header : Write to FDRI /
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words rom [ 2 5 ] = ' z ' ; / Pocket Header Type 2 : Data Words /
words rom [ 2 6 ] = 0x30008001 ; / Packet Header : Write to CRC /
words rom [ 2 7 ] = ' z ' ; / Packet Data : CRC va lue /
words rom [ 2 8 ] = 0x30008001 ; / Packet Header : Write to CMD
r e g i s t e r /
words rom [ 2 9 ] = 0x00000003 ; / Packet Data : LFRM /
words rom [ 3 0 ] = ' z ' ; / Packet Header : Write to FDRI /
/ Fina l CRC and Star t up /
words rom [ 3 1 ] = 0x30008001 ; / Packet Header : Write to CMD
r e g i s t e r /
words rom [ 3 2 ] = 0x00000005 ; / Packet Data : START /
words rom [ 3 3 ] = 0x3000a001 ; / Packet Header : Write to CTL /
words rom [ 3 4 ] = ' z ' ; / Packet Data : Contro l commands /
words rom [ 3 5 ] = 0x30000001 ; / Packet Header : Write to CRC /
words rom [ 3 6 ] = ' z ' ; / Packet Data : CRC va lue /
/ Welcome message /
p r i n t f ( "Bitstream ana lyze r nn" ) ;
p r i n t f ( "Vers ion 2 .0nn" ) ;
p r i n t f ( "Autor : P io t r Step ien nnnn" ) ;
/ Loading Bits treams /
b i t s t r e am f i l e numbe r = 0 ;
i f ( ( b i t s t r e am f i l e P t r = fopen ( "null50GCLK0 . b i t " , " r " ) ) ==
NULL)
f
p r i n t f ( " F i l e could not be opened .nn" ) ;
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return 0 ;
g//end i f
else
f
f r ead ( b i t s t r eam data [ b i t s t r e am f i l e numbe r ] , s izeof (
unsigned char ) ,
STREAM SIZE, b i t s t r e am f i l e P t r ) ;
f c l o s e ( b i t s t r e am f i l e P t r ) ;
g//end e l s e
p r i n t f ( "Bits t ream %d loaded s u c c e s s f u l l y .nnnn" ,
b i t s t r e am f i l e numbe r ) ;
b i t s t r e am f i l e numbe r++;
i f ( ( b i t s t r e am f i l e P t r = fopen ( "xcv50GCLK0 route . b i t " , " r " ) )
== NULL)
f
p r i n t f ( " F i l e could not be opened .nn" ) ;
return 0 ;
g//end i f
else
f
f r ead ( b i t s t r eam data [ b i t s t r e am f i l e numbe r ] , s izeof (
unsigned char ) ,
STREAM SIZE, b i t s t r e am f i l e P t r ) ;
f c l o s e ( b i t s t r e am f i l e P t r ) ;
g//end e l s e
p r i n t f ( "Bits t ream %d loaded s u c c e s s f u l l y .nnnn" ,
b i t s t r e am f i l e numbe r ) ;
b i t s t r e am f i l e numbe r = 0 ;
p r i n t f ( "Reading v e r i f i c a t i o n :nn" ) ;
p r i n t f ( "Bitstream 1 %dnn" , b i t s t r eam data [ 0 ] [ 1 ] ) ;
p r i n t f ( "Bitstream 2 %dnn" , b i t s t r eam data [ 1 ] [ 1 ] ) ;
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/ p r i n t f (" Locate frames? ( y/n) ") ;
scan f ("%s " , &dec i s i on ) ;
i f ( d e c i s i on == 'n ')
f
re turn 0 ;
g//end i f
/
/ Extrac t frames from the Bits tream /
b i t s t r e am f i l e numbe r = 0 ;
do
f
p r i n t f ( "Frames ex t r a c t i on from Bitst ream %d .nnnn" ,
b i t s t r e am f i l e numbe r ) ;
b i t s t r eam byte index = 0 ;
/ Locate Dummy word in the f i l e /
passed Bytes = F indSpe c i f i c ( b i t s t r eam f i l e number ,
b i t s t r eam byte index , words rom [ 0 ] ) ;
read word [ 0 ] = words rom [ 0 ] ;
word index = 1 ;
i n t wo rd s c t r = 0 ;
p r i n t f ( "Dummy word l o ca t ed .nn" ) ;
b i t s t r eam byte index = passed Bytes ;
p r i n t f ( "The number o f Bytes passed i s : %dnn" , passed Bytes )
;
/ Check i f words o f b l o c k 1 are in the r i g h t p o s i t i o n /
do
f
i n t wo rd s c t r++;
read word [ word index ] = Read 32BitWord (
b i t s t r eam f i l e number ,
b i t s t r eam byte index ) ;
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b i t s t r eam byte index = b i t s t r eam byte index + 4 ;
i f ( ( words rom [ word index ] ) != ' z ' )
f
i f ( read word [ word index ] == words rom [ word index ] )
f
p r i n t f ( "Word %d 0x%x" , word index , words rom [
word index ] ) ;
p r i n t f ( " in the po s i t i o n .nn" ) ;
word index++;
g//end i f
else
f
p r i n t f ( "ERROR! ! !   Word %d 0x%x" , word index ,
words rom [ word index ] ) ;
p r i n t f ( " not found . nn" ) ;
return 0 ;
g//end e l s e
g//end i f
else
f
p r i n t f ( "Word %d 0x%x" , word index , read word [ word index
] ) ;
p r i n t f ( " read from the b i t s t ream .nn" ) ;
word index++;
g//end e l s e
g//end do
while ( i n t wo rd s c t r < 16) ;
/            /
/ F i r s t b l o c k o f frames /
/            /
/ Read Packet Header Type 2 : Data words /
read word [ word index ] = Read 32BitWord (
b i t s t r eam f i l e number ,
b i t s t r eam byte index ) ;
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b i t s t r eam byte index = b i t s t r eam byte index + 4 ;
number of words [ b i t s t r e am f i l e numbe r ] [ 0 ] = read word [
word index ] ;
word index++;
f r ame s ta r t addr [ b i t s t r e am f i l e numbe r ] [ 0 ] =
b i t s t r eam byte index ;
number of words [ b i t s t r e am f i l e numbe r ][0]<<=5;
number of words [ b i t s t r e am f i l e numbe r ][0]>>=5;
p r i n t f ( " Star t address o f the f i r s t b lock o f frames : %dnn" ,
f r ame s ta r t addr [ 0 ] [ b i t s t r e am f i l e numbe r ] ) ;
p r i n t f ( "Number o f words to read : %dnn" ,
number of words [ b i t s t r e am f i l e numbe r ] [ 0 ] ) ;
p r i n t f ( "Number o f frames to read : %dnn" ,
( number of words [ b i t s t r e am f i l e numbe r ] [ 0 ] ) /
WORDSPERFRAME) ;
p r i n t f ( "Bits t ream %d Header 1 loaded s u c c e s s f u l l y nnnn" ,
b i t s t r e am f i l e numbe r ) ;
/ Check i f words o f b l o c k 2 r i g h t p o s i t i o n /
i n t wo rd s c t r = 0 ;
b i t s t r eam byte index = b i t s t r eam byte index +
(4  number of words [ b i t s t r e am f i l e numbe r ] [ 0 ] ) ;
do
f
i n t wo rd s c t r++;
read word [ word index ] = Read 32BitWord (
b i t s t r eam f i l e number ,
b i t s t r eam byte index ) ;
b i t s t r eam byte index = b i t s t r eam byte index + 4 ;
i f ( ( words rom [ word index ] ) != ' z ' )
f
i f ( read word [ word index ] == words rom [ word index ] )
f
p r i n t f ( "Word %d 0x%x" , word index , words rom [
word index ] ) ;
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p r i n t f ( " in the po s i t i o n .nn" ) ;
word index++;
g//end i f
else
f
p r i n t f ( "ERROR! ! !   Word %d 0x%x" , word index ,
words rom [ word index ] ) ;
p r i n t f ( " not found . nn" ) ;
return 0 ;
g//end e l s e
g//end i f
else
f
p r i n t f ( "Word %d 0x%x" , word index , read word [ word index
] ) ;
p r i n t f ( " read from the b i t s t ream .nn" ) ;
word index++;
g//end e l s e
g//end do
while ( i n t wo rd s c t r < 2) ;
/            /
/ Second b l o c k o f frames /
/            /
/ Read Packet Header Type 2 : Data words /
read word [ word index ] = Read 32BitWord (
b i t s t r eam f i l e number ,
b i t s t r eam byte index ) ;
b i t s t r eam byte index = b i t s t r eam byte index + 4 ;
number of words [ b i t s t r e am f i l e numbe r ] [ 1 ] = read word [
word index ] ;
word index++;
f r ame s ta r t addr [ b i t s t r e am f i l e numbe r ] [ 1 ] =
b i t s t r eam byte index ;
number of words [ b i t s t r e am f i l e numbe r ][1]<<=21;
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number of words [ b i t s t r e am f i l e numbe r ][1]>>=21;
i f ( number of words [ b i t s t r e am f i l e numbe r ] [ 1 ] == 0)
f
read word [ word index ] = Read 32BitWord (
b i t s t r eam f i l e number ,
b i t s t r eam byte index ) ;
b i t s t r eam byte index = b i t s t r eam byte index + 4 ;
number of words [ b i t s t r e am f i l e numbe r ] [ 1 ] = read word [
word index ] ;
word index++;
f r ame s ta r t addr [ b i t s t r e am f i l e numbe r ] [ 1 ] =
b i t s t r eam byte index ;
number of words [ b i t s t r e am f i l e numbe r ][1]<<=5;
number of words [ b i t s t r e am f i l e numbe r ][1]>>=5;
g//end i f
else
f
word index++;
g//end e l s e
p r i n t f ( " Star t address o f the second block o f frames : %dnn" ,
f r ame s ta r t addr [ b i t s t r e am f i l e numbe r ] [ 1 ] ) ;
p r i n t f ( "Number o f words to read : %dnn" ,
number of words [ b i t s t r e am f i l e numbe r ] [ 1 ] ) ;
p r i n t f ( "Number o f frames to read : %dnn" ,
( number of words [ b i t s t r e am f i l e numbe r ] [ 1 ] ) /
WORDSPERFRAME) ;
p r i n t f ( "Bits t ream %d Header 2 loaded s u c c e s s f u l l y nnnn" ,
b i t s t r e am f i l e numbe r ) ;
/ Check i f words o f b l o c k 3 r i g h t p o s i t i o n /
i n t wo rd s c t r = 0 ;
b i t s t r eam byte index = b i t s t r eam byte index +
(4  number of words [ b i t s t r e am f i l e numbe r ] [ 1 ] ) ;
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do
f
i n t wo rd s c t r++;
read word [ word index ] = Read 32BitWord (
b i t s t r eam f i l e number ,
b i t s t r eam byte index ) ;
b i t s t r eam byte index = b i t s t r eam byte index + 4 ;
i f ( ( words rom [ word index ] ) != ' z ' )
f
i f ( read word [ word index ] == words rom [ word index ] )
f
p r i n t f ( "Word %d 0x%x" , word index , words rom [
word index ] ) ;
p r i n t f ( " in the po s i t i o n .nn" ) ;
word index++;
g//end i f
else
f
p r i n t f ( "ERROR! ! !   Word %d 0x%x" , word index ,
words rom [ word index ] ) ;
p r i n t f ( " not found . nn" ) ;
return 0 ;
g//end e l s e
g//end i f
else
f
p r i n t f ( "Word %d 0x%x" , word index , read word [ word index
] ) ;
p r i n t f ( " read from the b i t s t ream .nn" ) ;
word index++;
g//end e l s e
g//end do
while ( i n t wo rd s c t r < 2) ;
/            /
/ Third b l o c k o f frames /
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/            /
/ Read Packet Header Type 2 : Data words /
read word [ word index ] = Read 32BitWord (
b i t s t r eam f i l e number ,
b i t s t r eam byte index ) ;
b i t s t r eam byte index = b i t s t r eam byte index + 4 ;
number of words [ b i t s t r e am f i l e numbe r ] [ 2 ] = read word [
word index ] ;
word index++;
f r ame s ta r t addr [ b i t s t r e am f i l e numbe r ] [ 2 ] =
b i t s t r eam byte index ;
number of words [ b i t s t r e am f i l e numbe r ][2]<<=21;
number of words [ b i t s t r e am f i l e numbe r ][2]>>=21;
i f ( number of words [ b i t s t r e am f i l e numbe r ] [ 2 ] == 0)
f
read word [ word index ] = Read 32BitWord (
b i t s t r eam f i l e number ,
b i t s t r eam byte index ) ;
b i t s t r eam byte index = b i t s t r eam byte index + 4 ;
number of words [ b i t s t r e am f i l e numbe r ] [ 2 ] = read word [
word index ] ;
word index++;
f r ame s ta r t addr [ b i t s t r e am f i l e numbe r ] [ 2 ] =
b i t s t r eam byte index ;
number of words [ b i t s t r e am f i l e numbe r ][2]<<=5;
number of words [ b i t s t r e am f i l e numbe r ][2]>>=5;
g//end i f
else
f
word index++;
g//end e l s e
p r i n t f ( " Star t address o f the th i rd block o f frames : %dnn" ,
f r ame s ta r t addr [ b i t s t r e am f i l e numbe r ] [ 2 ] ) ;
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p r i n t f ( "Number o f words to read : %dnn" ,
number of words [ b i t s t r e am f i l e numbe r ] [ 2 ] ) ;
p r i n t f ( "Number o f frames to read : %dnn" ,
( number of words [ b i t s t r e am f i l e numbe r ] [ 2 ] ) /
WORDSPERFRAME) ;
p r i n t f ( "Bits t ream %d Header 3 loaded s u c c e s s f u l l y nnnn" ,
b i t s t r e am f i l e numbe r ) ;
i n t wo rd s c t r = 0 ;
b i t s t r eam byte index = b i t s t r eam byte index +
(4  number of words [ b i t s t r e am f i l e numbe r ] [ 2 ] ) ;
do
f
i n t wo rd s c t r++;
read word [ word index ] = Read 32BitWord (
b i t s t r eam f i l e number ,
b i t s t r eam byte index ) ;
b i t s t r eam byte index = b i t s t r eam byte index + 4 ;
i f ( ( words rom [ word index ] ) != ' z ' )
f
i f ( read word [ word index ] == words rom [ word index ] )
f
p r i n t f ( "Word %d 0x%x" , word index , words rom [
word index ] ) ;
p r i n t f ( " in the po s i t i o n .nn" ) ;
word index++;
g//end i f
else
f
p r i n t f ( "ERROR! ! !   Word %d 0x%x" , word index ,
words rom [ word index ] ) ;
p r i n t f ( " not found . nn" ) ;
return 0 ;
g//end e l s e
g//end i f
else
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f
p r i n t f ( "Word %d 0x%x" , word index , read word [ word index
] ) ;
p r i n t f ( " read from the b i t s t ream .nn" ) ;
word index++;
g//end e l s e
g//end do
while ( i n t wo rd s c t r < 4) ;
/            /
/ Fourth b l o c k o f frames /
/            /
/ Read Packet Header Type 2 : Data words /
read word [ word index ] = Read 32BitWord (
b i t s t r eam f i l e number ,
b i t s t r eam byte index ) ;
b i t s t r eam byte index = b i t s t r eam byte index + 4 ;
number of words [ b i t s t r e am f i l e numbe r ] [ 3 ] = read word [
word index ] ;
word index++;
f r ame s ta r t addr [ b i t s t r e am f i l e numbe r ] [ 3 ] =
b i t s t r eam byte index ;
number of words [ b i t s t r e am f i l e numbe r ][3]<<=21;
number of words [ b i t s t r e am f i l e numbe r ][3]>>=21;
p r i n t f ( " Star t address o f the f o r th block o f frames : %dnn" ,
f r ame s ta r t addr [ b i t s t r e am f i l e numbe r ] [ 3 ] ) ;
p r i n t f ( "Number o f words to read : %dnn" ,
number of words [ b i t s t r e am f i l e numbe r ] [ 3 ] ) ;
p r i n t f ( "Number o f frames to read : %dnn" ,
( number of words [ b i t s t r e am f i l e numbe r ] [ 3 ] ) /
WORDSPERFRAME) ;
p r i n t f ( "Bits t ream %d Header 4 loaded s u c c e s s f u l l y nnnn" ,
b i t s t r e am f i l e numbe r ) ;
p r i n t f ( "Frames in Bits t ream %d loca t ed s u c c e s s f u l l y .nnnn" ,
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b i t s t r e am f i l e numbe r ) ;
/ p r i n t f (" Continue ( y/n) ?nn") ;
scan f ("%s " , &dec i s i on ) ;
i f ( d e c i s i on == 'n ')
f
re turn 0 ;
g// enf i f
/
b i t s t r e am f i l e numbe r++;
g//end do
while ( b i t s t r eam f i l e number <2) ;
/                /
/ Save s e l e c t e d columns content /
/                /
FramesStats ( ) ;
ConvertBitstreamToBlocks ( ) ;
PrintCLBColumns ( ) ;
CompareCLBFrames ( ) ;
CompareCLBBlocks ( ) ;
CompareCLBFrames octave ( ) ;
CompareCLBBlocks octave ( ) ;
CompareCLBSubBlocks octave ( ) ;
PrintGCLKColumn ( ) ;
CompareGCLKFrames ( ) ;
CompareGCLKBlocks ( ) ;
CompareGCLKSubBlocks ( ) ;
CompareGCLKFrames octave ( ) ;
CompareGCLKBlocks octave ( ) ;
CompareGCLKSubBlocks octave ( ) ;
CompareCLBSubBlocks ( ) ;
return 0 ;
g
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A.2 Java Place and Route
Code size: 15 082 lines
package dualPR ;
/
 <p>T i t l e : Simultaneous Placement and Routing f o r 2 b i t s t r eams
</p>

 <p>Descr ip t i on : </p>

 <p>Copyright : Copyright ( c ) 2005</p>

 <p>Company : </p>

 @author Pio t r S tep ien
 @version 1.0
/
import java . i o .  ;
import java . u t i l .  ;
public class Modi f i ca to r f
Framework framework ; // keeps a l l parameters r equ i r ed f o r
placement and rou t ing
Designs de s i gn s ; // keeps a l l d e s i gn s   n e t l i s t and b l o c k l i s t
o f each c i r c u i t
PrintStream ps ; // f o r "Modi f i ca tor . t x t "
public Modi f i ca to r (Framework frameworkLoaded , Designs
des ignsLoaded ) f
framework = frameworkLoaded ;
de s i gn s = designsLoaded ;
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i n i t i a l i s eP r i n t S t r e am ( ) ;
i f ( ps != null )
f
ps . p r i n t l n ( "Welcome to de s i gn s mod i f i c a to r . " ) ;
g
g
private void printClbFramesStats ( )
f
I t e r a t o r i t r ;
S ing l eDes ign des ign ;
i f ( ps != null )
f
i t r = ( I t e r a t o r ) de s i gn s . g e tDe s i gn s I t e r a t o r ( ) ;
while ( i t r . hasNext ( ) == true )
f
des ign = ( S ing l eDes ign ) i t r . next ( ) ;
ps . p r i n t ( des ign . getName ( ) + " " + des ign .
getBitst ream ( ) . getClbFrames ( ) .
getNumberOfEmptyClbFrames ( ) + "/" + des ign .
getBitst ream ( ) . getClbFrames ( ) .
getNumberOfSharedClbFrames ( ) + " " ) ;
g
ps . p r i n t l n ( ) ;
g
g
private void i n i t i a l i s eP r i n t S t r e am ( ) f
St r ing f i l ename ;
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ps = null ;
f i l ename = des i gn s . getMasterDesignsPath ( ) + "/
Modi f i ca to r . txt " ;
i f ( framework . getVerboseLeve l ( ) > 0) f
try f
ps = new PrintStream (new
FileOutputStream ( f i l ename ) ) ;
g catch ( FileNotFoundException f n f e ) f
System . out . p r i n t l n ( "Exception : " + f n f e )
;
g
g
g
public void proce s sDes igns ( )
f
i f ( ps != null )
f
ps . p r i n t l n ( "Welcome to Dual Bitstream Modi f i ca to r . " )
;
g
de s i gn s . p ro c e s sOr i g i na lB i t s t r e ams ( ) ;
i f ( ps != null )
f
ps . p r i n t l n ( " I n i t i a l frames s t a t i s t i c s : " ) ;
g
de s i gn s . ana lyseBi t s t r eams ( ) ;
i f ( ps != null )
f
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ps . p r i n t l n ( "Best Frames Search completed . " ) ;
g
de s i gn s . a n a l y s e S im i l a r i t i e s ( ) ;
d e s i gn s . ana lyseTimingSeparate ly ( ) ;
System . out . p r i n t l n ( " Proce s s ing s t a r t ed . " ) ;
de s i gn s . p laceDes igns ( ) ;
System . out . p r i n t l n ( "Placement completed . " ) ;
de s i gn s . pr intCurrentPlacement ( ) ; // p r i n t s out placement
r e s u l t s f o r each des i gn
de s i gn s . opt imisePlacementSeparate ly ( ) ;
d e s i gn s . pr intCurrentPlacement ( ) ;
de s i gn s . r ou teSepara t e l y ( ) ;
d e s i gn s . implementDesigns ( ) ;
d e s i gn s . generateBi t s t r eams ( ) ;
de s i gn s . p roce s sB i t s t r eams ( ) ;
i f ( ps != null )
f
ps . p r i n t l n ( "Random placement and rout ing frames
s t a t i s t i c s : " ) ;
g
de s i gn s . ana lyseBi t s t r eams ( ) ;
de s i gn s . ana lyseTimingSeparate ly ( ) ;
i f ( ps != null )
f
ps . p r i n t l n ( "Best Frames Search completed . " ) ;
g
de s i gn s . placeRandomly ( ) ; // random a l l o c a t i o n o f b l o c k s
in each des i gn
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de s i gn s . pr intCurrentPlacement ( ) ; // p r i n t s out placement
r e s u l t s f o r each des i gn
de s i gn s . r ou teSepara t e l y ( ) ; // route each des i gn
de s i gn s . implementDesigns ( ) ; // saves c l b b l o c k s s e t t i n g s
to j b i t s
de s i gn s . generateBi t s t r eams ( ) ; // genera te modi f ied
b i t s t r e ams
de s i gn s . p roce s sB i t s t r eams ( ) ;
i f ( ps != null )
f
ps . p r i n t l n ( "Random placement and rout ing frames
s t a t i s t i c s : " ) ;
g
de s i gn s . ana lyseBi t s t r eams ( ) ;
i f ( ps != null )
f
ps . p r i n t l n ( "Best Frames Search completed . " ) ;
g
de s i gn s . placeRandomly ( ) ; // random a l l o c a t i o n o f b l o c k s
in each des i gn
de s i gn s . pr intCurrentPlacement ( ) ; // p r i n t s out placement
r e s u l t s f o r each des i gn
de s i gn s . r ou teSepara t e l y ( ) ; // route each des i gn  
t emporar i l y d i s a b l e d
de s i gn s . implementDesigns ( ) ; // saves c l b b l o c k s s e t t i n g s
to j b i t s
de s i gn s . generateBi t s t r eams ( ) ; // genera te modi f ied
b i t s t r e ams
de s i gn s . p roce s sB i t s t r eams ( ) ;
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i f ( ps != null )
f
ps . p r i n t l n ( "Random placement and rout ing frames
s t a t i s t i c s : " ) ;
g
de s i gn s . ana lyseBi t s t r eams ( ) ;
i f ( ps != null )
f
ps . p r i n t l n ( "Best Frames Search completed . " ) ;
g
de s i gn s . g ene ra t eOr i g ina lB i t s t r eams ( ) ;
de s i gn s . p roce s sB i t s t r eams ( ) ;
de s i gn s . compareClbFrames ( ) ;
pr intClbFramesStats ( ) ;
d e s i gn s . placeRandomly ( ) ;
de s i gn s . r ou teSepara t e l y ( ) ;
d e s i gn s . implementDesigns ( ) ;
d e s i gn s . generateBi t s t r eams ( ) ;
de s i gn s . p roce s sB i t s t r eams ( ) ;
de s i gn s . compareClbFrames ( ) ;
pr intClbFramesStats ( ) ;
g
g
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